本文選題：Cache　切入點(diǎn)：低功耗　出處：《湖南大學(xué)》2012年碩士論文　論文類型：學(xué)位論文

【摘要】：近年來(lái)，能耗已經(jīng)成為嵌入式系統(tǒng)設(shè)計(jì)中人們關(guān)注的焦點(diǎn)，這主要是因?yàn)殡姵毓╇姷谋銛y式和移動(dòng)式的嵌入式產(chǎn)品的廣泛應(yīng)用。高速緩沖存儲(chǔ)器，即Cache，是為了解決存儲(chǔ)器和CPU速度匹配而出現(xiàn)的。根據(jù)程序時(shí)間和空間局部性原理，在程序運(yùn)行過(guò)程中，系統(tǒng)把部分?jǐn)?shù)據(jù)從主存中調(diào)入到Cache，，從而CPU直接訪問(wèn)Cache，減少訪問(wèn)存儲(chǔ)器的時(shí)間。因此Cache對(duì)計(jì)算機(jī)系統(tǒng)的性能有著重要的影響。同時(shí)，Cache消耗的能量占整個(gè)處理器功耗的大部分。因此，如何降低Cache的功耗有著重大的意義。 本文詳細(xì)的分析了國(guó)內(nèi)外低功耗Cache的研究現(xiàn)狀，在可重構(gòu)Cache技術(shù)的基礎(chǔ)上，提出了基于分支指令頻率的動(dòng)態(tài)可重構(gòu)Cache（BRDRC）方案和基于指令時(shí)間數(shù)的動(dòng)態(tài)可重構(gòu)Cache（IC-DRC）方案。動(dòng)態(tài)可重構(gòu)Cache技術(shù)是在程序運(yùn)行過(guò)程中根據(jù)程序的需求動(dòng)態(tài)的調(diào)整Cache的結(jié)構(gòu)，關(guān)閉Cache中閑置未用部分的能量消耗，從而在性能損失最小的情況下，有效地降低Cache功耗。 BRDRC算法根據(jù)分支指令頻率監(jiān)測(cè)程序段是否發(fā)生變化，并確定容量調(diào)整。在程序段內(nèi)，狀態(tài)機(jī)根據(jù)動(dòng)態(tài)配置策略先對(duì)Cache的關(guān)聯(lián)度進(jìn)行調(diào)整，然后根據(jù)新配置下Cache的缺失率確定當(dāng)前程序段Cache的最佳結(jié)構(gòu)。與已有的算法相比，BRDRC算法不僅更有效地降低了Cache功耗，還大大減少了硬件開銷。 IC-DRC算法則在BRDRC算法上進(jìn)行改進(jìn)，根據(jù)指令時(shí)間數(shù)監(jiān)測(cè)程序段的變化，確定容量調(diào)整。在程序段內(nèi)，狀態(tài)機(jī)根據(jù)平均訪問(wèn)時(shí)間對(duì)Cache的訪問(wèn)進(jìn)行預(yù)判，然后根據(jù)預(yù)判的結(jié)果確定當(dāng)前程序段的Cache結(jié)構(gòu)。預(yù)判機(jī)制的引入，不僅可以有效地避免不必要的重構(gòu)，還能減少性能的損失。同時(shí)平均訪問(wèn)時(shí)間比缺失率能更好的反應(yīng)性能的情況。實(shí)驗(yàn)結(jié)果表明，與BRDRC算法和已有算法相比，IC-DRC算法明顯地改善了性能損失，進(jìn)一步的降低了Cache功耗。
[Abstract]:In recent years, energy consumption has become the focus of attention in embedded system design, which is mainly due to the widespread use of battery-powered portable and mobile embedded products. In order to solve the problem of memory and CPU speed matching, according to the principle of program time and space localization, The system transfers part of the data from main memory to Cache. so CPU can access Cachedirectly and reduce the time of accessing memory. Therefore, Cache has an important effect on the performance of computer system. At the same time, the energy consumed by Cache accounts for the power consumption of the whole processor. Most of them. So, How to reduce the power consumption of Cache has great significance. In this paper, the research status of low-power Cache at home and abroad is analyzed in detail. On the basis of reconfigurable Cache technology, A dynamic reconfigurable Cache scheme based on branch instruction frequency and a dynamic reconfigurable Cache scheme based on instruction time number are proposed. The dynamic reconfigurable Cache technology is to dynamically adjust the structure of Cache according to the requirements of the program during the running of the program. The energy consumption of idle and unused parts of Cache is closed so that the power consumption of Cache is reduced effectively under the condition of minimum performance loss. The BRDRC algorithm monitors whether the program segment changes according to the branch instruction frequency, and determines the capacity adjustment. In the program segment, the state machine adjusts the correlation degree of Cache according to the dynamic configuration strategy. Then, according to the missing rate of Cache in the new configuration, the optimal structure of the current program segment Cache is determined. Compared with the existing algorithms, the proposed algorithm not only reduces the Cache power consumption more effectively, but also greatly reduces the hardware overhead. The IC-DRC algorithm is improved on the BRDRC algorithm, which monitors the program segment according to the instruction time and determines the capacity adjustment. In the program segment, the state machine prejudges the Cache access according to the average access time. Then the Cache structure of the current program segment is determined according to the results of the pre-judgment. The introduction of the pre-judgment mechanism can not only effectively avoid unnecessary refactoring. At the same time, the average access time is better than the missing rate. The experimental results show that compared with the BRDRC algorithm and the existing algorithm, the IC-DRC algorithm significantly improves the performance loss and further reduces the Cache power consumption.
【學(xué)位授予單位】：湖南大學(xué)
【學(xué)位級(jí)別】：碩士
【學(xué)位授予年份】：2012
【分類號(hào)】：TP332

【參考文獻(xiàn)】

相關(guān)期刊論文 前7條

1 周宏偉;張民選;;指令cache體系結(jié)構(gòu)級(jí)功耗控制策略研究[J];電子學(xué)報(bào);2008年11期

2 陳黎明;鄒雪城;雷擰銘;劉政林;;用于低功耗的動(dòng)態(tài)可重構(gòu)cache結(jié)構(gòu)[J];華中科技大學(xué)學(xué)報(bào)(自然科學(xué)版);2008年09期

3 郝玉艷;彭蔓蔓;;混合Cache的低功耗設(shè)計(jì)方案[J];計(jì)算機(jī)工程與應(yīng)用;2009年20期

4 何勇;肖斌;陳章龍;涂時(shí)亮;;一種低功耗的動(dòng)態(tài)可重構(gòu)Cache設(shè)計(jì)[J];計(jì)算機(jī)應(yīng)用與軟件;2009年08期

5 趙歡;蘇小昆;李仁發(fā);;一種低功耗動(dòng)態(tài)可重構(gòu)cache方案[J];計(jì)算機(jī)應(yīng)用;2009年05期

6 文樺;張亞軍;;嵌入式系統(tǒng)低功耗設(shè)計(jì)研究[J];現(xiàn)代電子技術(shù);2009年22期

7 羅e

本文編號(hào)：1651193