本文選題：EDA　切入點(diǎn)：存儲(chǔ)器　出處：《電子科技大學(xué)》2012年碩士論文　論文類(lèi)型：學(xué)位論文

【摘要】：EDA軟件是現(xiàn)代集成電路開(kāi)發(fā)的必備工具,并且大規(guī)模運(yùn)用在設(shè)計(jì)過(guò)程中,而我國(guó)由于起步較晚,目前在先進(jìn)的開(kāi)發(fā)工具上完全使用外國(guó)軟件,但是由于國(guó)外軟件的價(jià)格高昂,大大增加了我國(guó)集成電路設(shè)計(jì)企業(yè)的開(kāi)發(fā)成本,嚴(yán)重阻礙整個(gè)IC設(shè)計(jì)產(chǎn)業(yè)的發(fā)展。因此急需一種先進(jìn)的具有自主知識(shí)產(chǎn)權(quán)的低價(jià)軟件供設(shè)計(jì)者使用。 從芯片上來(lái)看,由于一次性可編程存儲(chǔ)器價(jià)格較低,開(kāi)發(fā)周期較長(zhǎng),因此國(guó)內(nèi)很少有IC設(shè)計(jì)公司愿意投入資金研發(fā),從而導(dǎo)致了我國(guó)該型芯片完全依賴進(jìn)口,加上國(guó)外公司壟斷供貨渠道,從而大大限制了我國(guó)半導(dǎo)體存儲(chǔ)器產(chǎn)業(yè)的發(fā)展,所以,進(jìn)行這方面的研究將有助于填補(bǔ)我國(guó)集成電路領(lǐng)域的空白。 本文的目的是使用國(guó)產(chǎn)EDA軟件設(shè)計(jì)出8bit的一次性可編程存儲(chǔ)器芯片。文中首先介紹了EDA軟件和存儲(chǔ)器的發(fā)展,詳細(xì)地介紹了華大九天EDA軟件系統(tǒng)；然后從存儲(chǔ)器電路結(jié)構(gòu)框架出發(fā),使用九天EDA軟件設(shè)計(jì)了該存儲(chǔ)器的各個(gè)模塊電路,包括：譯碼電路、存儲(chǔ)陣列電路、寫(xiě)入電路、讀出電路、靈敏放大器電路,并完成每個(gè)模塊和整個(gè)電路的仿真,并通過(guò)與Cadence軟件對(duì)比,驗(yàn)證九天EDA軟件的仿真精度；最后通過(guò)華大九天的全定制IC設(shè)計(jì)平臺(tái)完成該芯片的從電路到版圖的物理實(shí)現(xiàn)過(guò)程,并完成了版圖的物理驗(yàn)證,最后成功交付代工廠流片。
[Abstract]:EDA software is a necessary tool for the development of modern integrated circuits, and it is widely used in the design process. However, due to the late start in China, foreign software is used completely in advanced development tools at present, but the price of foreign software is very high. It greatly increases the development cost of the integrated circuit design enterprises in China, and seriously hinders the development of the whole IC design industry. Therefore, an advanced low-cost software with independent intellectual property rights is urgently needed for designers to use. From the chip point of view, because of the low price of the one-time programmable memory and the long development period, few IC design companies in China are willing to invest in R & D, which leads to the complete dependence on imports of the chip in China. In addition, foreign companies monopolize the supply channels, which greatly limits the development of semiconductor memory industry in China. Therefore, the research in this field will be helpful to fill the gaps in the field of integrated circuits in China. The purpose of this paper is to design a one-off programmable memory chip with 8bit by using domestic EDA software. Firstly, the development of EDA software and memory is introduced, and the nine-day EDA software system of Huada is introduced in detail. Then, starting from the structure of the memory circuit, the author designs each module circuit of the memory by using the nine-day EDA software, including: decoding circuit, memory array circuit, writing circuit, readout circuit, sensitive amplifier circuit. The simulation of each module and the whole circuit is completed, and the simulation accuracy of the nine-day EDA software is verified by comparing with the Cadence software. Finally, the physical realization process from the circuit to the layout of the chip is completed by the nine-day fully customized IC design platform of Huadu University. And completed the physical verification of the layout, and finally delivered successfully to the factory stream.
【學(xué)位授予單位】：電子科技大學(xué)
【學(xué)位級(jí)別】：碩士
【學(xué)位授予年份】：2012
【分類(lèi)號(hào)】：TP311.52;TP333

【參考文獻(xiàn)】

相關(guān)期刊論文 前10條

1 徐政,繆海濱,鄭若成;柵氧擊穿機(jī)理研究[J];電子與封裝;2003年03期

2 潘松;電子設(shè)計(jì)自動(dòng)化(EDA)技術(shù)及其應(yīng)用(一)[J];電子與自動(dòng)化;2000年01期

3 ;中國(guó)華大集成電路設(shè)計(jì)中心[J];半導(dǎo)體技術(shù);2001年09期

4 羅茂盛;周虎廷;周達(dá)民;;Cadence下實(shí)現(xiàn)原理圖層次化設(shè)計(jì)[J];電腦知識(shí)與技術(shù);2010年34期

5 黃繼寬;;CADENCE為模擬/混合信號(hào)IC設(shè)計(jì)工具帶來(lái)重大革命[J];電子與電腦;2006年11期

6 ;Cadence的幾種亞微米和深亞微米設(shè)計(jì)工具[J];電子設(shè)計(jì)技術(shù);1997年07期

7 叢秋波;;中國(guó)需要擁有自主知識(shí)產(chǎn)權(quán)的EDA工具[J];電子設(shè)計(jì)技術(shù);2010年02期

8 王墨林;許曉琳;;利用九天軟件構(gòu)建EDA實(shí)驗(yàn)室[J];湖北成人教育學(xué)院學(xué)報(bào);2010年04期

9 竇建華;毛劍波;易茂祥;楊依忠;;“九天”EDA軟件在“中國(guó)芯片工程”中的作用[J];合肥工業(yè)大學(xué)學(xué)報(bào)(社會(huì)科學(xué)版);2008年06期

10 王開(kāi)宇;巢明;小童;;利用Multisim和華大九天EDA工具進(jìn)行比較器設(shè)計(jì)[J];中國(guó)集成電路;2008年07期

相關(guān)碩士學(xué)位論文 前2條

1 李伊珂;采用N耗盡高壓工藝的開(kāi)關(guān)電源控制芯片設(shè)計(jì)與版圖實(shí)現(xiàn)[D];電子科技大學(xué);2008年

2 邱浩鑫;非易失性存儲(chǔ)器IP的功能研究與設(shè)計(jì)[D];電子科技大學(xué);2010年

，

本文編號(hào)：1611669