本文選題：以太網(wǎng)　切入點(diǎn)：大容量　出處：《成都理工大學(xué)》2013年碩士論文　論文類型：學(xué)位論文

【摘要】：電話語(yǔ)音監(jiān)聽以其可備份和可回放、實(shí)時(shí)性高、方便查詢等特性在幾乎所有調(diào)度行業(yè)上得到了廣泛的應(yīng)用，如安保、交通、核電、銀行、鐵路等行業(yè)。隨著電子技術(shù)、網(wǎng)絡(luò)信息技術(shù)、語(yǔ)音編解碼技術(shù)和集成芯片技術(shù)的迅猛發(fā)展，電話語(yǔ)音監(jiān)聽從最初的磁帶式的監(jiān)聽設(shè)備發(fā)展到如今的基于以太網(wǎng)的大容量嵌入式監(jiān)聽設(shè)備，無(wú)論是在在功能上還是在存儲(chǔ)容量等方面，語(yǔ)音監(jiān)聽都今非昔比。特別是隨著嵌入式實(shí)時(shí)操作系統(tǒng)、片上系統(tǒng)以及網(wǎng)絡(luò)技術(shù)的出現(xiàn)，語(yǔ)音監(jiān)聽設(shè)備也在朝著小型化、網(wǎng)絡(luò)化的方向發(fā)展。 在發(fā)展的歷程中也經(jīng)歷了基于PC機(jī)、FLASH芯片以及移動(dòng)硬盤等各種媒介的監(jiān)聽設(shè)備，但最終都因?yàn)槌杀具^(guò)高、體積太大、存儲(chǔ)容量有限等缺陷無(wú)法滿足大多數(shù)用戶的需要�；谏鲜鲂枨�，本文成功研發(fā)設(shè)計(jì)了一種網(wǎng)絡(luò)化的嵌入式語(yǔ)音監(jiān)聽系統(tǒng)。相對(duì)于普通的語(yǔ)音監(jiān)聽系統(tǒng)，本系統(tǒng)具有更高的可靠性、更大的接口靈活性、更高的信息安全性、更好的電磁兼容性。 網(wǎng)絡(luò)化的嵌入式語(yǔ)音監(jiān)聽系統(tǒng)組成部分包括語(yǔ)音采集電路、AD控制電路、存儲(chǔ)電路、3.5寸LCD電阻屏接口電路、USB2.0接口控制器、SD卡接口、振鈴檢測(cè)及電話解碼電路、語(yǔ)音信息前端調(diào)理電路、以太網(wǎng)接口電路以及S3C2440核心電路等�；谖⑻幚砥鱏3C2440的嵌入式系統(tǒng)平臺(tái)，整個(gè)系統(tǒng)架構(gòu)采取模塊化設(shè)計(jì)，這種設(shè)計(jì)方式降低了開發(fā)的難度，提高了系統(tǒng)的可靠性，降低了發(fā)成本。各個(gè)模塊可獨(dú)立調(diào)試，獨(dú)立運(yùn)行。本系統(tǒng)主要包括為主控模塊、AD配置和音頻采集模塊、音頻解碼播放模塊、外部存儲(chǔ)器接口模塊以及網(wǎng)絡(luò)通訊模塊五個(gè)部分，本文對(duì)這五個(gè)部分的硬件電路圖進(jìn)行了分析、設(shè)計(jì)并完成了裸機(jī)程序的測(cè)試。 主控模塊在整個(gè)系統(tǒng)中處于核心地位，該模塊完成系統(tǒng)控制、數(shù)據(jù)通訊以及語(yǔ)音數(shù)據(jù)處理等功能。主控模塊采用六層核心板設(shè)計(jì)，核心芯片S3C2440片上集成了SPI總線接口和I2S總線接口，可以直接跟FPGA以及帶有I2S接口的聲卡芯片進(jìn)行通信。數(shù)據(jù)采集板把采集到的音頻數(shù)據(jù)通過(guò)SPI總線傳遞給主控模塊，主控模塊對(duì)收到的音頻數(shù)據(jù)進(jìn)行特定編碼，經(jīng)過(guò)編碼之后的數(shù)據(jù)就可以通過(guò)I2S接口給聲卡播放出來(lái)，同時(shí)也在外設(shè)中存儲(chǔ)起來(lái)作為后期查詢的備份。 AD配置和音頻采集模塊主要由ADI的語(yǔ)音采集芯片AD1974和ALTERACYCLONE IV系列的EP4CE6E22C8組成。在本系統(tǒng)中AD1974同時(shí)對(duì)四路音頻進(jìn)行采集（如有需要該芯片還可以擴(kuò)展成同時(shí)采集16路音頻），并把采集到的數(shù)據(jù)通過(guò)SPI總線傳遞給FPGA進(jìn)行初處理。AD采集出來(lái)的四路音頻數(shù)據(jù)包含64個(gè)bit，第一、二、三、四通道的數(shù)據(jù)分別位于管腳ASDATA1和ASDATA2上，ASDATA1管腳上的數(shù)據(jù)格式是一通道32bit和二通道32bit，同樣ASDATA2管腳上的數(shù)據(jù)格式就是三通道的32bit和四通道的32bit。由于我們對(duì)AD1974配置的是16bit量化，延遲一個(gè)位時(shí)鐘接收數(shù)據(jù)，所以每個(gè)32bit的數(shù)據(jù)最高位都是無(wú)效位，有效數(shù)據(jù)是從次高位開始的16bit數(shù)據(jù)。根據(jù)對(duì)有效數(shù)據(jù)的計(jì)算，F(xiàn)PGA把四個(gè)通道的64bit有效數(shù)據(jù)取出來(lái)并按通道順序整合到一起成為一幀數(shù)據(jù)。為了方便操作系統(tǒng)中數(shù)據(jù)的傳遞，每個(gè)通道的16bit數(shù)據(jù)格式都是低八位在前，高八位在后�？紤]到不同系統(tǒng)之間數(shù)據(jù)傳輸?shù)耐絾?wèn)題，特意把每個(gè)通道的最低兩位替換成通道號(hào)(四個(gè)通道的通道號(hào)分別為00、01、10、11)，再通過(guò)SPI總線傳遞給主控模塊。FPGA還負(fù)責(zé)控制語(yǔ)音采集芯片的配置、語(yǔ)音數(shù)據(jù)的存儲(chǔ)、處理以及傳輸，這種采用FPGA和CPU共同控制語(yǔ)音采集芯片的方式，不但提高了系統(tǒng)的實(shí)時(shí)性和效率，同時(shí)也在設(shè)計(jì)上降低了難度。 音頻解碼播放模塊的核心芯片是飛利浦的UDA1341，UDA1341是專業(yè)級(jí)的聲卡芯片，該芯片片上集成了可編程增益控制模塊和濾波模塊，在比較惡劣的壞境中也可以錄制出比較純凈的聲音，對(duì)背景噪聲有很好的濾除效果，播放音頻文件的效果也比較好。在本系統(tǒng)中，該模塊的主要功能是通過(guò)I2S總線接口跟主控模塊進(jìn)行通信，接收主控模塊編碼后的語(yǔ)音監(jiān)聽信息，并把這些信息實(shí)時(shí)播放出來(lái)。 外部存儲(chǔ)器接口模塊包括USB接口和SD卡接口，，USB接口方便外擴(kuò)硬盤，使得存儲(chǔ)容量大大增加。通過(guò)USB接口可以對(duì)數(shù)據(jù)進(jìn)行存儲(chǔ)、傳輸、處理，USB接口也可以連接鍵盤、無(wú)線網(wǎng)卡等外圍設(shè)備，在該接口上使用了USB2.0OTG（On-The-Go）技術(shù)，實(shí)現(xiàn)了在沒(méi)有Host的情況下完成從設(shè)備之間的數(shù)據(jù)傳遞，使本系統(tǒng)擺脫了主從架構(gòu)的限制，實(shí)現(xiàn)了端對(duì)端的數(shù)據(jù)傳輸模式，即允許USB在沒(méi)有HOST的情況下也可以實(shí)現(xiàn)從設(shè)備間的數(shù)據(jù)傳輸，這也就解決了基于PC機(jī)的監(jiān)聽設(shè)備所面臨的成本高、體積大的問(wèn)題。此外，SD卡和USB接口都支持熱插拔，這對(duì)調(diào)度現(xiàn)場(chǎng)的語(yǔ)音監(jiān)聽具有實(shí)際意義。網(wǎng)絡(luò)通訊模塊設(shè)計(jì)了以太網(wǎng)控制器，核心芯片DM9000自適應(yīng)速度10M/100M，通過(guò)控制器接入局域網(wǎng)和Internet，可以將監(jiān)聽記錄下來(lái)的語(yǔ)音信息上傳到網(wǎng)絡(luò)終端，實(shí)現(xiàn)多個(gè)站點(diǎn)之間的信息交互與共享。網(wǎng)絡(luò)技術(shù)的引入是本系統(tǒng)的一大創(chuàng)新，網(wǎng)絡(luò)化的語(yǔ)音監(jiān)聽系統(tǒng)也是最近幾年在監(jiān)聽行業(yè)出現(xiàn)的一個(gè)新的趨勢(shì)，并以它獨(dú)特的資源共享優(yōu)勢(shì)逐步替代了以往傳統(tǒng)的監(jiān)聽設(shè)備。
[Abstract]:Listen to the voice call backup and playback, real-time, convenient query and other characteristics have been widely used in almost all industries such as scheduling security, transportation, nuclear power, bank, railway and other industries. With the development of electronic technology, network information technology, the rapid development of voice codec technology and integrated chip technology. The telephone voice from the initial tape monitoring equipment to the development of large capacity embedded monitoring equipment based on Ethernet now, whether in function or storage capacity, voice monitoring have shrunk. Especially with the emergence of embedded real-time operating system, system on chip and network technology, voice monitoring equipment at a small, networked direction.
In the course of development experience based on PC, FLASH chip and mobile hard disk and other media monitoring equipment, but eventually because the cost is too high, the volume is too large, the limited storage capacity and other defects can not meet the needs of most users. Based on the above requirements, this paper successfully developed the design of embedded audio monitoring system based on network compared to the normal voicemonitoring system, this system has higher reliability, greater flexibility of the interface information, higher security, better electromagnetic compatibility.
Networked embedded audio monitoring system consists of speech acquisition circuit, AD control circuit, storage circuit, 3.5 inch LCD resistivescreen interface circuit, USB2.0 interface controller, SD card interface, and the telephone ringing detection decoding circuit, voice information front-end processing circuit, Ethernet interface circuit and S3C2440 circuit. The core microprocessor embedded system platform based on S3C2440, the system adopts the modular design, this design reduces the difficulty of development, improve system reliability, reduce development costs. Each module can be independent debugging independently. The system includes the main control module, AD configuration and audio acquisition module, audio decoding module, five part of the external memory interface module, network communication module, this paper analyzes the hardware circuit diagram of the five part of the design, and completed the bare metal program Test.
The main control module is the core in the whole system, the module of system control, data communication and voice data processing and other functions. The main control module uses six layer core board design, the core chip S3C2440 chip integrated SPI bus interface and I2S bus interface, can be directly with FPGA and sound card chip with I2S interface communication the data acquisition board. Audio data is collected and transmitted to the main control module through the SPI bus, the main control module for a specific encoding of audio data received from the data after encoding after you can through the I2S interface to the sound card playing out, but also in the peripheral storage for later query backup.
The AD configuration and audio acquisition module mainly consists of ADI speech acquisition chip AD1974 and IV series ALTERACYCLONE EP4CE6E22C8. In this system AD1974 at the same time to collect the four audio (if necessary, the chip also can be extended to acquire 16 channel audio), and transmits the collected data to the four channel audio data FPGA at the beginning of.AD collected by SPI bus consists of 64 bit, first, second, three, four channel data in pin ASDATA1 and ASDATA2 respectively, the ASDATA1 pin on the data format is a 32bit channel and two channel 32bit, ASDATA2 pin on the same data format is three channel and four channel 32bit 32bit. because of our AD1974 configuration is 16bit to quantify the delay data receiving a clock, so the data for each 32bit MSB is invalid, valid data is 16bit data from the beginning of the second high. According to the calculation of the effective data, FPGA 64bit data of four channels according to the channel order taken out and integrated together into a frame of data. In order to facilitate data transfer in the operating system, 16bit data format of each channel is low in eight, high eight after considering the synchronization problem. The data transmission between different systems, specifically to each channel of the lowest two replaced channel number (four of the channel number 00,01,10,11), and then to the main control module is responsible for controlling the.FPGA voice chip configuration through SPI bus transfer, voice data storage, processing and transmission, which uses FPGA and CPU common control speech acquisition chip, not only improves the real-time and efficiency of the system, but also reduces the difficulty of design.
Audio decoding and playing module is the core chip of PHILPS UDA1341, UDA1341 is a professional grade audio chip, the chip on chip programmable gain control module and filtering module, in bad environment can also record a relatively pure sound, good filtering effect of background noise, play audio files the effect is good. In this system, the main function of this module is through the I2S bus interface with the main control module for communication, receiving the master control module after encoding voice monitoring information, and the information is played out in real time.
External memory interface module includes a USB interface and SD card interface, USB interface and convenient external hard disk, the storage capacity greatly increased. Through the USB interface can be carried out on data transmission, storage, processing, USB interface can connect the keyboard, wireless LAN and other peripheral equipment, the interface uses the USB2.0OTG (On-The-Go) technology to achieve the complete transfer from data between devices in the absence of Host, the system to get rid of the architecture constraints, realizes the end-to-end data transmission mode, which allows USB in the absence of HOST can realize the data transmission between devices, which also solves the problems of PC machine based on the monitoring equipment of high cost, large volume. In addition, the SD card and USB interface support hot swappable, it has practical significance on sitevoice monitoring. The network communication module design of Ethernet controller core Adaptive speed 10M/100M chip DM9000, the controller is connected to the LAN and Internet, can monitor the recorded voice information is uploaded to the network terminal, realize information exchange and sharing between multiple sites. The introduction of network technology is a major innovation of the system, a new trend of network-based voicemonitoring system is in recent years in the monitoring industry, and its unique resource sharing advantage gradually replaces traditional monitoring equipment.

【學(xué)位授予單位】：成都理工大學(xué)
【學(xué)位級(jí)別】：碩士
【學(xué)位授予年份】：2013
【分類號(hào)】：TN912.3;TP368.1

【參考文獻(xiàn)】

相關(guān)期刊論文 前2條

1 陳科;USB接口設(shè)計(jì)[J];電子科技;2001年11期

2 唐琳;方方;張保靜;邱瑞陽(yáng);;基于ARM的多通道SPI Flash控制器設(shè)計(jì)[J];核電子學(xué)與探測(cè)技術(shù);2012年05期

相關(guān)碩士學(xué)位論文 前10條

1 彭錦;基于ARM9的焊接熱循環(huán)手持設(shè)備的設(shè)計(jì)[D];華中科技大學(xué);2011年

2 王騫;禽畜舍環(huán)境多參數(shù)監(jiān)測(cè)系統(tǒng)的研究[D];河北農(nóng)業(yè)大學(xué);2012年

3 李家星;基于IDE硬盤的大容量語(yǔ)音記錄儀的研制[D];天津工業(yè)大學(xué);2005年

4 蔣雪華;基于ARM的數(shù)字語(yǔ)音壓縮系統(tǒng)[D];湖南大學(xué);2007年

5 顧希;基于Linux的數(shù)字語(yǔ)音記錄儀的設(shè)計(jì)實(shí)現(xiàn)及語(yǔ)音傳輸處理平臺(tái)的研究[D];華中科技大學(xué);2006年

6 劉海濤;數(shù)字音頻水印算法的研究與設(shè)計(jì)[D];北京郵電大學(xué);2008年

7 趙海峰;一種嵌入式無(wú)線電通信監(jiān)聽錄音系統(tǒng)設(shè)計(jì)與實(shí)現(xiàn)[D];蘇州大學(xué);2009年

8 張軍;基于ARM的嵌入式手姿態(tài)跟蹤設(shè)備控制系統(tǒng)研究[D];青島科技大學(xué);2009年

9 王健;基于ARM的陶瓷劃痕自動(dòng)檢測(cè)裝置設(shè)計(jì)研究[D];南京理工大學(xué);2009年

10 孫恩元;基于ARM的機(jī)車監(jiān)控顯示系統(tǒng)研究與設(shè)計(jì)[D];國(guó)防科學(xué)技術(shù)大學(xué);2008年

本文編號(hào)：1596635