本文關(guān)鍵詞： 多設(shè)備管理器 VGA遠(yuǎn)距離傳輸 字符隨屏顯示 軟核　出處：《南京理工大學(xué)》2014年碩士論文　論文類型：學(xué)位論文

【摘要】：現(xiàn)代企業(yè)對終端設(shè)備的數(shù)量使用的迅速增加,催生集中管理機(jī)制KVM技術(shù)的誕生,KVM即為英文鍵盤(Keyboard),顯示器(Video)與鼠標(biāo)(Mouse)首字母合寫,KVM系統(tǒng)可以通過一套鼠標(biāo),顯示器和鍵盤管理多臺(tái)終端設(shè)備,有效提高管理效率。 本課題基于FPGA與MCU的多串口通信系統(tǒng)的接口設(shè)計(jì)是KVM技術(shù)的重要組成部分,將KVM系統(tǒng)外設(shè)終端的視頻信號和鍵鼠信號調(diào)制通過CAT5電纜實(shí)現(xiàn)低成本遠(yuǎn)距離傳輸,再通過MCU和FPGA相結(jié)合的方法實(shí)現(xiàn)KVM系統(tǒng)同時(shí)與多個(gè)外設(shè)終端實(shí)時(shí)進(jìn)行通信顯示的要求。研究內(nèi)容包括基于FPGA的UART軟核設(shè)計(jì)、基于FPGA的隨屏顯示設(shè)計(jì)、基于FPGA與MCU的串口擴(kuò)展方法以及鍵鼠信號、視頻信號調(diào)制的相關(guān)硬件電路設(shè)計(jì)。 相較專用UART芯片,基于FPGA設(shè)計(jì)的UART軟核有更強(qiáng)的適用性和可移植性,本課題針對這個(gè)特點(diǎn),設(shè)計(jì)了適用于KVM系統(tǒng)的具有波特率可調(diào),奇偶可檢校等功能的UART軟核,采用自頂向下的設(shè)計(jì)方法,將UART軟核分為若干模塊應(yīng)用硬件描述語言VHDL進(jìn)行具體設(shè)計(jì),再使用MCU對軟核進(jìn)行調(diào)用以實(shí)現(xiàn)多串口擴(kuò)展,并應(yīng)用于KVM系統(tǒng)實(shí)現(xiàn)。 通過軟件仿真以及系統(tǒng)聯(lián)調(diào),實(shí)驗(yàn)結(jié)果表明本設(shè)計(jì)的多串口通信系統(tǒng)可以滿足設(shè)計(jì)要求。
[Abstract]:The rapid increase of the number of terminal equipment of modern enterprise use, the birth of birth of centralized management mechanism of KVM technology, KVM is English keyboard (Keyboard), display (Video) and mouse (Mouse) Co wrote the first letter, KVM system using a mouse, keyboard and display management of multiple devices, effectively improve the management efficiency.
The interface design of multi serial communication system based on FPGA and MCU is an important part of KVM technology, the video signal and mouse signal modulation KVM system peripheral terminal via a CAT5 cable to achieve low cost long-distance transmission method, and then through the MCU and FPGA to realize the combination of the KVM system and a plurality of peripheral terminals in real time according to communication requirements. Research contents include the core design of UART based on FPGA, with the screen display design based on FPGA, FPGA and MCU serial port expansion method and mouse signal based on the related hardware circuit of video signal modulation.
Comparing with the special UART chip, the design of FPGA based on UART core has stronger applicability and portability, aiming at this characteristic, designed with adjustable baud rate for the KVM system, can calibration functions such as parity UART core, using top-down design method, the UART core is divided into several modules using hardware description VHDL language for the specific design, then use MCU to continue the call to realize the serial port expansion, and applied to the KVM system.
Through the software simulation and the system connection, the experimental results show that the design of the multi serial communication system can meet the design requirements.

【學(xué)位授予單位】：南京理工大學(xué)
【學(xué)位級別】：碩士
【學(xué)位授予年份】：2014
【分類號】：TP334.7

【參考文獻(xiàn)】

相關(guān)期刊論文 前10條

1 王鵬,佟科,李貽濤;UART多串口擴(kuò)展器SP2349及其應(yīng)用[J];東北電力學(xué)院學(xué)報(bào);2004年06期

2 吳佳;錢偉康;;51系列單片機(jī)多串口通訊任務(wù)的實(shí)現(xiàn)[J];東華大學(xué)學(xué)報(bào)(自然科學(xué)版);2005年06期

3 徐立文,戴躍偉,王執(zhí)銓;基于VHDL的UART IP核設(shè)計(jì)[J];電腦開發(fā)與應(yīng)用;2003年03期

4 吳曉輝;;簡述KVM Over IP方式的機(jī)房集中管控[J];電腦知識與技術(shù);2010年03期

5 張俊杰;喬崇;張萬生;馮海濤;;基于VME總線四通道高速UART串行系統(tǒng)[J];電子測量技術(shù);2002年04期

6 康軍,黃克勤,張嗣忠;同步電路設(shè)計(jì)中CLOCK SKEW的分析[J];電子器件;2002年04期

7 葉以正,肖立伊,謝學(xué)軍;國內(nèi)外IP核標(biāo)準(zhǔn)發(fā)展?fàn)顩r[J];中國集成電路;2005年07期

8 杜升平;曹劍中;田雁;唐W，

本文編號：1539821