本文關(guān)鍵詞： 復(fù)雜環(huán)境 專(zhuān)用計(jì)算機(jī) 快速切換 DSP FPGA　出處：《浙江大學(xué)》2012年碩士論文　論文類(lèi)型：學(xué)位論文

【摘要】：本文在研制任務(wù)的要求下,展開(kāi)了對(duì)抗復(fù)雜環(huán)境的專(zhuān)用計(jì)算機(jī)研究,完成了專(zhuān)用計(jì)算機(jī)的系統(tǒng)設(shè)計(jì)、軟硬件實(shí)現(xiàn)、系統(tǒng)聯(lián)試,并通過(guò)了各項(xiàng)環(huán)境實(shí)驗(yàn)考核。 專(zhuān)用計(jì)算機(jī)的工作主頻高達(dá)200MHz,有較強(qiáng)的運(yùn)算能力。主機(jī)運(yùn)算單元為兩片TI-DSP C6747芯片。借助FPGA芯片完成對(duì)DSP芯片的狀態(tài)檢測(cè)和工作狀態(tài)切換,本文提出并實(shí)現(xiàn)了基于DSP芯片的快速切換溫備份技術(shù),保證了專(zhuān)用計(jì)算機(jī)能夠?qū)ν獠拷涌谶M(jìn)行接近無(wú)縫的連續(xù)操作。測(cè)試結(jié)果表明,DSP芯片切換時(shí)間最大為6.1μs。 該專(zhuān)用計(jì)算機(jī)系統(tǒng)每片DSP芯片掛載了16M*32bit大小的SDRAM作為程序存儲(chǔ)器。在FPGA芯片控制下,DSP芯片從NAND FLASH加載,并且可以操作8Gbit的FLASH空間,512Kbit的EEPROM空間；同樣在FPGA的監(jiān)測(cè)下,DSP芯片可以操作兩路速率為720Mbps的LVDS接口、一路雙通道冗余備份的1553B接口、5路速率為kHz量級(jí)的開(kāi)關(guān)量輸入接口、5路速率為kHz量級(jí)的時(shí)序輸出接口；同時(shí)作為狀態(tài)自檢的手段,DSP可以操作一片實(shí)時(shí)時(shí)鐘RTC芯片、通過(guò)兩片板上的溫度傳感器芯片讀取當(dāng)前板上的溫度。 經(jīng)過(guò)電系統(tǒng)功能覆蓋測(cè)試,專(zhuān)用計(jì)算機(jī)工作在200MHz的主頻下,存儲(chǔ)器功能正常、實(shí)時(shí)時(shí)鐘工作正常、溫度傳感器工作正常,DSP芯片能夠完成快速的切換,并且720Mbps下的LVDS通信正常,作為遠(yuǎn)程終端(RT)的1553B接口通信正常,輸入輸出接口隔離效果良好,通信正常。 在此基礎(chǔ)上,專(zhuān)用計(jì)算機(jī)通過(guò)了常壓下12個(gè)循環(huán)的鑒定級(jí)熱循環(huán)測(cè)試、基于國(guó)家軍用標(biāo)準(zhǔn)GJB151A的電磁兼容測(cè)試和累計(jì)1014個(gè)小時(shí)的長(zhǎng)期開(kāi)機(jī)測(cè)試。
[Abstract]:In this paper, the research of special computer against complex environment is carried out under the request of research task. The system design, software and hardware realization, system test are completed, and various environmental experiments are carried out. The main frequency of the special computer is as high as 200MHz, and it has strong computing ability. The host computer is composed of two TI-DSP C6747 chips. With the help of the FPGA chip, the state of the DSP chip is detected and the working state is switched. In this paper, a fast switching temperature backup technology based on DSP chip is proposed and implemented, which ensures that the special computer can operate the external interface continuously and seamlessly. The test results show that the maximum switching time of the chip is 6.1 渭 s. Each DSP chip of this special computer system is mounted with 16MN 32bit SDRAM as program memory. Under the control of FPGA chip, the FPGA chip is loaded from NAND FLASH, and the 8Gbit FLASH space can be operated in 512kbit EEPROM space. At the same time, under the monitoring of FPGA, the FPGA chip can operate two LVDS interfaces with 720Mbps rate, and a 1553B interface with double channel redundant backup, which has 5 switch input interfaces of kHz magnitude and 5 sequential output interfaces with kHz order of magnitude. At the same time, as a means of state self-testing, a real-time clock RTC chip can be operated, and the temperature on the current board can be read by the temperature sensor chip on the two boards. After the electrical system functional coverage test, the special computer works at 200MHz main frequency, the memory function is normal, the real time clock is normal, the temperature sensor can complete the fast switch, and the LVDS communication at 720Mbps is normal. As a remote terminal (RTT), the 1553B interface communicates normally, the I / O interface is isolated well and the communication is normal. On the basis of this, the special computer has passed 12 appraisal stage thermal cycle tests under atmospheric pressure, electromagnetic compatibility test based on national military standard GJB151A and long-term start-up test of 1014 hours cumulative.
【學(xué)位授予單位】：浙江大學(xué)
【學(xué)位級(jí)別】：碩士
【學(xué)位授予年份】：2012
【分類(lèi)號(hào)】：TP368.3

【參考文獻(xiàn)】

相關(guān)期刊論文 前6條

1 賀朝會(huì),李國(guó)政,羅晉生,劉恩科;CMOS SRAM單粒子翻轉(zhuǎn)效應(yīng)的解析分析[J];半導(dǎo)體學(xué)報(bào);2000年02期

2 石志成;許敬旺;湯恩生;;基于三機(jī)冷備份的遙感器計(jì)算機(jī)系統(tǒng)冗余設(shè)計(jì)[J];航天返回與遙感;2006年01期

3 向琳,曲峰,崔剛,楊孝宗;小衛(wèi)星星務(wù)計(jì)算機(jī)的容錯(cuò)體系結(jié)構(gòu)設(shè)計(jì)[J];航天控制;2005年02期

4 孫永軍;電磁脈沖武器原理及其防護(hù)[J];空間電子技術(shù);2004年03期

5 向琳,吳翔虎,廖明宏,崔剛,楊孝宗;微小衛(wèi)星星務(wù)計(jì)算機(jī)系統(tǒng)的容錯(cuò)控制策略研究[J];宇航學(xué)報(bào);2005年04期

6 張鈺;郁發(fā)新;鄭陽(yáng)明;黃正亮;陳隆;金仲和;;皮衛(wèi)星星務(wù)管理系統(tǒng)容錯(cuò)設(shè)計(jì)[J];宇航學(xué)報(bào);2007年06期

相關(guān)碩士學(xué)位論文 前2條

1 何鵬;基于DSP+FPGA的1553B總線(xiàn)接口通訊模塊的研究和應(yīng)用[D];長(zhǎng)安大學(xué);2009年

2 李輝;基于CMOS相機(jī)的微衛(wèi)星數(shù)字式太陽(yáng)敏感器研究[D];浙江大學(xué);2010年

，

本文編號(hào)：1524678