本文關(guān)鍵詞：基于FPGA的串行總線的研究與實(shí)現(xiàn)　出處：《南京航空航天大學(xué)》2013年碩士論文　論文類型：學(xué)位論文

  更多相關(guān)文章： FPGA 串行總線 高速通信 PCI總線

【摘要】：智能在線高速煙草異物剔除系統(tǒng)是用于剔除煙草中異物的專用自動(dòng)化設(shè)備。本課題研究的基于FPGA的串行總線是設(shè)備控制部分的主體。 傳統(tǒng)的剔除閥控制采用并行的方式，一個(gè)剔除閥對(duì)應(yīng)I/O板卡的一個(gè)I/O接口。該控制方式的傳輸方式是并行傳輸方案，信號(hào)容易受干擾，系統(tǒng)的安全性和可靠性低，并且連接需要使用大量傳輸電纜，工程造價(jià)高，檢修維護(hù)不便。為解決傳統(tǒng)剔除閥控制系統(tǒng)的不足，本課題設(shè)計(jì)了基于FPGA的串行總線，以替代原來(lái)的并行控制模塊。該串行總線的核心是基于FPGA設(shè)計(jì)的信號(hào)發(fā)送卡與信號(hào)接收卡。該設(shè)計(jì)目的是將工控機(jī)發(fā)出的并行信號(hào)高速轉(zhuǎn)換成串行信號(hào)傳輸，采用基于PCI總線的方式將計(jì)算機(jī)控制信號(hào)傳輸至基于FPGA設(shè)計(jì)的信號(hào)發(fā)送卡，該發(fā)送卡將并行信號(hào)轉(zhuǎn)換成串行信號(hào)傳遞給信號(hào)接收卡，，基于FPGA設(shè)計(jì)的接收卡將信號(hào)還原為并行信號(hào)并驅(qū)動(dòng)剔除閥工作。該串行總線能解決現(xiàn)有的剔除閥與工控機(jī)之間信號(hào)易受干擾，接線繁雜，設(shè)備結(jié)構(gòu)繁復(fù)，后期維護(hù)困難等問題。 本文在進(jìn)行大量的理論研究和工程實(shí)踐的基礎(chǔ)上，闡述了串行通信的基本理論和高速數(shù)字系統(tǒng)設(shè)計(jì)的基本理論，研究了FPGA技術(shù)、Verilog HDL硬件描述語(yǔ)言的編寫方法及PCB技術(shù)，設(shè)計(jì)了PCI局部總線接口電路、電平轉(zhuǎn)換電路、端口地址設(shè)定與串行速率調(diào)節(jié)電路、數(shù)據(jù)串行輸出電路、數(shù)據(jù)接收電路、剔除閥驅(qū)動(dòng)電路和信號(hào)發(fā)送卡與接收卡的PCB圖，并用Verilog HDL為設(shè)計(jì)的硬件電路編寫程序，實(shí)現(xiàn)相應(yīng)的時(shí)序功能和邏輯功能。 本課題研究的基于FPGA設(shè)計(jì)的串行總線已經(jīng)完成設(shè)計(jì)并制成樣品，通過(guò)實(shí)驗(yàn)測(cè)試和現(xiàn)場(chǎng)試用證明了其可行性。
[Abstract]:Intelligent online high-speed tobacco foreign body culling system is a special automatic device used to eliminate foreign body in tobacco. The serial bus based on FPGA is the main part of the device control in this paper. The traditional culling valve control adopts parallel mode, and a culling valve corresponds to an I / O interface of the I / O card. The transmission mode of this control mode is parallel transmission scheme, and the signal is easily disturbed. The security and reliability of the system are low, and the connection needs a large number of transmission cables, the project cost is high, maintenance is inconvenient. This paper designs a serial bus based on FPGA. The core of the serial bus is a signal sending card and a signal receiving card designed based on FPGA. The purpose of this design is to convert the parallel signal from industrial control computer to serial signal transmission at high speed. Lose. The computer control signal is transmitted to the signal sending card based on FPGA by PCI bus. The card converts the parallel signal into serial signal and transfers it to the signal receiving card. The receiving card designed based on FPGA can restore the signal to parallel signal and drive the culling valve to work. The serial bus can solve the interference between the existing culling valve and the industrial computer, the connection is complicated, and the equipment structure is complicated. Late maintenance difficulties and other problems. On the basis of a lot of theoretical research and engineering practice, this paper expounds the basic theory of serial communication and the basic theory of high-speed digital system design, and studies the FPGA technology. The writing method of Verilog HDL hardware description language and PCB technology, the interface circuit of PCI local bus, the level conversion circuit, the port address setting and the serial rate adjusting circuit are designed. Data serial output circuit, data receiving circuit, eliminating valve drive circuit and the PCB diagram of signal sending card and receiving card are eliminated, and the program is written with Verilog HDL for the hardware circuit designed. The corresponding timing function and logic function are realized. The serial bus based on FPGA has been designed and made into a sample, which is proved to be feasible by experiments and field trials.
【學(xué)位授予單位】：南京航空航天大學(xué)
【學(xué)位級(jí)別】：碩士
【學(xué)位授予年份】：2013
【分類號(hào)】：TP336

【參考文獻(xiàn)】

相關(guān)期刊論文 前10條

1 李新建;薛重德;張志林;;用CH365實(shí)現(xiàn)PCI總線與DSP的通信[J];單片機(jī)與嵌入式系統(tǒng)應(yīng)用;2006年12期

2 孫宇貞;高速電路的信號(hào)完整性分析[J];電子技術(shù)應(yīng)用;2005年03期

3 張根元;線陣CCD測(cè)量技術(shù)在煙草物理檢測(cè)中的應(yīng)用[J];工業(yè)計(jì)量;2004年01期

4 孫靖國(guó),牛文生 ,劉東;高速數(shù)字電路中的信號(hào)完整性問題[J];航空計(jì)算技術(shù);2001年04期

5 曾哲昱 ,葉衛(wèi)東;用CPLD實(shí)現(xiàn)PCI總線目標(biāo)接口[J];測(cè)控技術(shù);2002年01期

6 黃震;;高速電路信號(hào)完整性探討[J];艦船電子對(duì)抗;2010年03期

7 楊林楠;李紅剛;張麗蓮;彭琳;;基于FPGA的高速多路數(shù)據(jù)采集系統(tǒng)的設(shè)計(jì)[J];計(jì)算機(jī)工程;2007年07期

8 唐向陽(yáng),張勇,關(guān)宏,黃崗;煙草異物剔除系統(tǒng)的原理與結(jié)構(gòu)[J];機(jī)械;2003年03期

9 陳小剛;朱成健;李慶武;;基于CH365的PCI微機(jī)控制卡的設(shè)計(jì)與實(shí)現(xiàn)[J];工礦自動(dòng)化;2008年06期

10 黃身錁;;PCI總線接口芯片9054及其應(yīng)用[J];世界電子元器件;2006年06期

本文編號(hào)：1421458