OTP邏輯陣列電路設(shè)計(jì)技術(shù)研究
發(fā)布時(shí)間：2019-05-30 08:01
【摘要】：隨著微電子技術(shù)的快速發(fā)展,可編程邏輯陣列已經(jīng)經(jīng)歷幾次變革,從最初的PAL(Programmable Array Logic)到之后的PLA(Programmable Logic Array),再到現(xiàn)在使用最廣泛的CPLD(Complex Programmable Logic Device)和FPGA(Field Programmable Gate Array)。隨著大家對(duì)信息安全領(lǐng)域越來(lái)越重視,OTP(One Time Programmable)FPGA的研究也慢慢受到各個(gè)領(lǐng)域的青睞。但是由于OTP FPGA直接研究的復(fù)雜性以及困難性,國(guó)內(nèi)很多研究者們從OTP邏輯陣列電路開(kāi)始著手,旨在一步步的向前推進(jìn),最終研發(fā)出高性能的OTP FPGA。論文的目的是設(shè)計(jì)一款OTP邏輯陣列電路,旨在驗(yàn)證自主研究的新型OTP編程位元應(yīng)用于實(shí)際電路的可行性。此次設(shè)計(jì)的電路主要包括編程位元結(jié)構(gòu)的設(shè)計(jì)、外圍可編程電路及仿真、回讀測(cè)試電路及仿真、邏輯實(shí)現(xiàn)功能電路、整體版圖設(shè)計(jì)以及芯片實(shí)物功能測(cè)試驗(yàn)證。通過(guò)對(duì)新型OTP編程位元擊穿原理的介紹,提出了本次論文使用的新型的OTP編程位元的結(jié)構(gòu),并對(duì)其工作原理進(jìn)行了詳細(xì)說(shuō)明,在基于該編程位元的結(jié)構(gòu)上,提出了整個(gè)邏輯陣列的外圍工作電路的設(shè)計(jì)方案。其中電壓轉(zhuǎn)換電路實(shí)現(xiàn)了高壓信號(hào)被內(nèi)部電路的安全讀取。2級(jí)電荷泵電路將外部高壓信號(hào)平穩(wěn)安全的傳遞到編程位元端口,減少了因編程高壓的不穩(wěn)定導(dǎo)致編程位元編程性能的降低甚至失敗。多級(jí)譯碼方式配合邏輯陣列的排布降低了整個(gè)電路工作延遲時(shí)間。讀測(cè)試電路利用脈寬展寬電路通過(guò)對(duì)地址脈沖的展寬,配合靈敏放大器,實(shí)現(xiàn)對(duì)編程位元數(shù)據(jù)的正確讀取,并配合兩級(jí)DICE(Dual Interlocked Storage Cell)鎖存器,將讀取數(shù)據(jù)安全可靠的送出供外部讀取。邏輯實(shí)現(xiàn)電路通過(guò)CLB(Configurable Logic Block)內(nèi)部與編程位元的相連,實(shí)現(xiàn)了編程數(shù)據(jù)的讀出,并根據(jù)外部需求實(shí)現(xiàn)相應(yīng)的組合或時(shí)序功能。整體版圖設(shè)計(jì)中,本文指出了一些特殊問(wèn)題的注意事項(xiàng),并對(duì)其提出了相應(yīng)的解決方案,通過(guò)提取相應(yīng)的寄生參數(shù),利用后仿真工具進(jìn)行后仿真,根據(jù)仿真結(jié)果,修改電路與版圖,最終達(dá)到本次的設(shè)計(jì)目的。通過(guò)對(duì)流片回來(lái)后的芯片進(jìn)行相應(yīng)模塊的功能測(cè)試,根據(jù)測(cè)試結(jié)果顯示,本次設(shè)計(jì)的OTP邏輯陣列電路在編程、回讀以及邏輯功能實(shí)現(xiàn)上均能正常的工作,滿足預(yù)期的設(shè)計(jì)期望,達(dá)到了本次芯片設(shè)計(jì)的目的。
[Abstract]:With the rapid development of microelectronics technology, programmable logic array has undergone several changes, from the original PAL (Programmable Array Logic) to the later PLA (Programmable Logic Array), to the most widely used CPLD (Complex Programmable Logic Device) and FPGA (Field Programmable Gate Array). As people pay more and more attention to the field of information security, the research of, OTP (One Time Programmable) FPGA is gradually favored by various fields. However, due to the complexity and difficulty of OTP FPGA direct research, many domestic researchers start with OTP logic array circuits, aiming at advancing step by step, and finally developing high performance OTP FPGA.. The purpose of this paper is to design a OTP logic array circuit to verify the feasibility of applying the new OTP programming bit to the actual circuit. The circuit mainly includes the design of programming bit structure, peripheral programmable circuit and simulation, read back test circuit and simulation, logic realization function circuit, overall layout design and chip physical function test verification. Through the introduction of the breakdown principle of the new OTP programming bit, the structure of the new OTP programming bit used in this paper is put forward, and its working principle is explained in detail. The design scheme of the peripheral working circuit of the whole logic array is put forward. The voltage conversion circuit realizes the safe reading of the high voltage signal by the internal circuit. The 2 stage charge pump circuit transmits the external high voltage signal smoothly and safely to the programming bit port. Because of the instability of programming pressure, the performance of programming bit programming is reduced or even failed. The multistage decoding mode combined with the arrangement of logic array reduces the working delay time of the whole circuit. The reading test circuit uses the pulse width broadening circuit to realize the correct reading of the programming bit metadata and the two-stage DICE (Dual Interlocked Storage Cell) latch by broadening the address pulse and cooperating with the sensitive amplifier. The read data is sent out safely and reliably for external reading. The logic realization circuit is connected with the programming bit through the internal connection of CLB (Configurable Logic Block), which realizes the readout of programming data, and realizes the corresponding combination or timing function according to the external requirements. In the overall layout design, this paper points out some special problems for attention, and puts forward the corresponding solutions. By extracting the corresponding parasitic parameters, using post-simulation tools to carry out post-simulation, according to the simulation results, Modify the circuit and layout, and finally achieve the purpose of this design. Through the function test of the chip after the chip comes back, the test results show that the OTP logic array circuit can work normally in programming, readback and logic function realization, and meets the expected design expectations. The purpose of the chip design has been achieved.
【學(xué)位授予單位】：電子科技大學(xué)
【學(xué)位級(jí)別】：碩士
【學(xué)位授予年份】：2015
【分類號(hào)】：TN791
[Abstract]:With the rapid development of microelectronics technology, programmable logic array has undergone several changes, from the original PAL (Programmable Array Logic) to the later PLA (Programmable Logic Array), to the most widely used CPLD (Complex Programmable Logic Device) and FPGA (Field Programmable Gate Array). As people pay more and more attention to the field of information security, the research of, OTP (One Time Programmable) FPGA is gradually favored by various fields. However, due to the complexity and difficulty of OTP FPGA direct research, many domestic researchers start with OTP logic array circuits, aiming at advancing step by step, and finally developing high performance OTP FPGA.. The purpose of this paper is to design a OTP logic array circuit to verify the feasibility of applying the new OTP programming bit to the actual circuit. The circuit mainly includes the design of programming bit structure, peripheral programmable circuit and simulation, read back test circuit and simulation, logic realization function circuit, overall layout design and chip physical function test verification. Through the introduction of the breakdown principle of the new OTP programming bit, the structure of the new OTP programming bit used in this paper is put forward, and its working principle is explained in detail. The design scheme of the peripheral working circuit of the whole logic array is put forward. The voltage conversion circuit realizes the safe reading of the high voltage signal by the internal circuit. The 2 stage charge pump circuit transmits the external high voltage signal smoothly and safely to the programming bit port. Because of the instability of programming pressure, the performance of programming bit programming is reduced or even failed. The multistage decoding mode combined with the arrangement of logic array reduces the working delay time of the whole circuit. The reading test circuit uses the pulse width broadening circuit to realize the correct reading of the programming bit metadata and the two-stage DICE (Dual Interlocked Storage Cell) latch by broadening the address pulse and cooperating with the sensitive amplifier. The read data is sent out safely and reliably for external reading. The logic realization circuit is connected with the programming bit through the internal connection of CLB (Configurable Logic Block), which realizes the readout of programming data, and realizes the corresponding combination or timing function according to the external requirements. In the overall layout design, this paper points out some special problems for attention, and puts forward the corresponding solutions. By extracting the corresponding parasitic parameters, using post-simulation tools to carry out post-simulation, according to the simulation results, Modify the circuit and layout, and finally achieve the purpose of this design. Through the function test of the chip after the chip comes back, the test results show that the OTP logic array circuit can work normally in programming, readback and logic function realization, and meets the expected design expectations. The purpose of the chip design has been achieved.
【學(xué)位授予單位】：電子科技大學(xué)
【學(xué)位級(jí)別】：碩士
【學(xué)位授予年份】：2015
【分類號(hào)】：TN791
【相似文獻(xiàn)】
相關(guān)期刊論文 前10條
1 覃振杰;;邏輯卷管理[J];華南金融電腦;2008年11期
2 吳志文;藍(lán)江橋;;對(duì)內(nèi)在邏輯塊觀察器的改進(jìn)[J];電子測(cè)量技術(shù);1997年01期
3 張?zhí)禊i;翟亞芳;張修太;;基于AT89C52的邏輯功能實(shí)現(xiàn)設(shè)計(jì)[J];中國(guó)西部科技;2008年26期
4 李紅巖;喬潔;王莉;;Linux下邏輯卷管理的原理與實(shí)現(xiàn)[J];科技風(fēng);2012年17期
5 柏溢;FPGA的比較與選型[J];信息工程學(xué)院學(xué)報(bào);1999年03期
6 張易;戎蒙恬;;SOC系統(tǒng)中的可重構(gòu)邏輯[J];集成電路應(yīng)用;2004年Z1期
7 聶濤;黃少先;;現(xiàn)場(chǎng)可編程門陣列的結(jié)構(gòu)與設(shè)計(jì)[J];電源技術(shù)應(yīng)用;2003年08期
8 謝漢中;;適合于VLSI測(cè)試的嵌入邏輯塊觀測(cè)法[J];微處理機(jī);1986年04期
9 賴瑞兆;張鈴;;TDC3000邏輯控制功能的開(kāi)發(fā)應(yīng)用——邏輯塊在脂肪酸安全聯(lián)鎖系統(tǒng)中的開(kāi)發(fā)利用[J];工業(yè)儀表與自動(dòng)化裝置;1993年06期
10 高海霞,楊銀堂;FPGA邏輯塊管腳分布的研究[J];電子器件;2004年02期
相關(guān)重要報(bào)紙文章 前1條
1 本報(bào)記者 于澤;技術(shù)才是硬道理[N];計(jì)算機(jī)世界;2013年
相關(guān)博士學(xué)位論文 前1條
1 謝小東;可編程邏輯核關(guān)鍵技術(shù)研究[D];電子科技大學(xué);2011年
相關(guān)碩士學(xué)位論文 前6條
1 楊振華;基于65nm工藝的FPGA可編程邏輯塊的全定制設(shè)計(jì)[D];哈爾濱工業(yè)大學(xué);2014年
2 張金e，
本文編號(hào)：2488663
本文鏈接：http://sikaile.net/kejilunwen/dianzigongchenglunwen/2488663.html
最近更新
教材專著
