【摘要】：CCD成像系統(tǒng)在各個(gè)領(lǐng)域的應(yīng)用十分廣泛,尤其在軍事國(guó)防領(lǐng)域,各個(gè)國(guó)家都在積極打造自己的天基衛(wèi)星偵察體系,以應(yīng)對(duì)未來(lái)的高科技戰(zhàn)爭(zhēng)。當(dāng)前的CCD成像系統(tǒng)主要是由前端的CCD信號(hào)源和后端的視頻信號(hào)處理芯片組成。視頻信號(hào)處理芯片作為CCD成像系統(tǒng)的重要組成部分,其性能的好壞起到了至關(guān)重要的作用。本課題的主要目的是設(shè)計(jì)一套多通道視頻信號(hào)處理芯片測(cè)試篩選系統(tǒng)。該系統(tǒng)由數(shù)據(jù)下載上位機(jī)、硬件系統(tǒng)板和圖像采集軟件組成。其中硬件系統(tǒng)分為兩部分,包括FPGA主系統(tǒng)板和多通道芯片測(cè)試板。該系統(tǒng)實(shí)現(xiàn)的主要功能如下:PC端上位機(jī)通過(guò)USB模塊將四通道視頻信號(hào)處理芯片的寄存器配置數(shù)據(jù)和圖像數(shù)據(jù)下載到FPGA系統(tǒng)板;FPGA系統(tǒng)板一方面將多路配置數(shù)據(jù)通過(guò)SPI接口配置給多通道視頻信號(hào)處理芯片,另一方面將圖像數(shù)據(jù)轉(zhuǎn)換成數(shù)字的CCD信號(hào)并且通過(guò)后端的D/A轉(zhuǎn)換成模擬CCD信號(hào)提供給視頻信號(hào)處理芯片;最終先將輸出的四路串行差分?jǐn)?shù)據(jù)解碼并緩存,再通過(guò)Cameralink圖像采集接口上傳到PC進(jìn)行評(píng)估分析,以此判斷多通道視頻信號(hào)處理芯片性能的優(yōu)劣。通過(guò)實(shí)際的測(cè)試,該系統(tǒng)達(dá)到了預(yù)期的效果,能夠完成對(duì)多通道視頻信號(hào)處理芯片各項(xiàng)指標(biāo)的測(cè)試。
[Abstract]:CCD imaging system is widely used in various fields, especially in military and national defense, each country is actively building its space-based satellite reconnaissance system to deal with the future high-tech war. The current CCD imaging system is mainly composed of the front end CCD signal source and the back end video signal processing chip. As an important part of CCD imaging system, video signal processing chip plays an important role in its performance. The main purpose of this paper is to design a multi-channel video signal processing chip test and screening system. The system consists of data download host computer, hardware system board and image acquisition software. The hardware system is divided into two parts, including FPGA main system board and multi-channel chip test board. The main functions of the system are as follows: the register configuration data and image data of the four-channel video signal processing chip are downloaded to the FPGA system board by the PC upper computer through the USB module; On the one hand, the FPGA system board configures the multi-channel configuration data to the multi-channel video signal processing chip through the SPI interface. On the other hand, the image data is converted into digital CCD signal and the analog CCD signal is converted to the video signal processing chip through the D / A of the back end. Finally, the output four-channel serial differential data is decoded and cached, and then uploaded to the PC through the Cameralink image acquisition interface to evaluate and analyze the performance of the multi-channel video signal processing chip. Through the actual test, the system achieves the desired effect and can complete the testing of the multi-channel video signal processing chip.
【學(xué)位授予單位】：西安電子科技大學(xué)
【學(xué)位級(jí)別】：碩士
【學(xué)位授予年份】：2015
【分類號(hào)】：TN407

【參考文獻(xiàn)】

相關(guān)期刊論文 前10條

1 陸春玲;王瑞;尹歡;;“高分一號(hào)”衛(wèi)星遙感成像特性[J];航天返回與遙感;2014年04期

2 周應(yīng)發(fā);黃澤鍔;;基于FPGA的CameraLink接口設(shè)計(jì)[J];價(jià)值工程;2014年16期

3 趙德偉;王永超;;基于多DSP與FPGA的視頻處理平臺(tái)硬件設(shè)計(jì)[J];電視技術(shù);2014年09期

4 柳炳琦;庹先國(guó);賀春燕;劉明哲;魏丁一;李懷良;李良;;基于FPGA的通用SPI總線IP核設(shè)計(jì)與實(shí)現(xiàn)[J];核電子學(xué)與探測(cè)技術(shù);2014年03期

5 許文海;吳厚德;;超高分辨率CCD成像系統(tǒng)的設(shè)計(jì)[J];光學(xué)精密工程;2012年07期

6 黃志超;;基于Cameralink標(biāo)準(zhǔn)的DSP+FPGA數(shù)字圖像處理系統(tǒng)設(shè)計(jì)[J];中外企業(yè)家;2012年13期

7 鄒春勇;尚海林;;基于CameraLink接口高清圖像跟蹤器設(shè)計(jì)[J];科學(xué)技術(shù)與工程;2012年19期

8 于建軍;吳志勇;;CameraLink在視頻控制系統(tǒng)中的應(yīng)用[J];光機(jī)電信息;2011年05期

9 李丙玉;王曉東;;CCD視頻信號(hào)集成處理器的暗電平自動(dòng)校正[J];液晶與顯示;2010年06期

10 鄭文靜;李明強(qiáng);舒繼武;;Flash存儲(chǔ)技術(shù)[J];計(jì)算機(jī)研究與發(fā)展;2010年04期

相關(guān)碩士學(xué)位論文 前3條

1 明章輝;基于FPGA的Camera Link視頻信號(hào)處理技術(shù)的研究[D];南京理工大學(xué);2014年

2 歐紅師;高分辨率CCD成像系統(tǒng)的實(shí)時(shí)顯示技術(shù)研究[D];重慶大學(xué);2012年

3 李景奇;視頻信號(hào)高速處理硬件平臺(tái)系統(tǒng)的設(shè)計(jì)與實(shí)現(xiàn)[D];華中科技大學(xué);2005年

，

本文編號(hào)：2429776