UHF RFID系統(tǒng)數(shù)字基帶處理單元的SoC設(shè)計
[Abstract]:RFID (Radio Frequency Identification (Radio Frequency Identification,RFID) technology can be traced back to the 1940s. After a long period of development, it rose in the 1990s. As a kind of automatic recognition technology, it is praised as the most creative and developing information technology in the 21st century. In recent years, with the development of information society, RFID technology is playing an increasingly important role. UHF (Ultra High Frequency,UHF) RFID technology, as a member of RFID technology, works in RF frequency band, has the advantages of high speed transmission, long distance and multi-target recognition, and has become a hot spot of research and application at home and abroad. In the future is bound to become an important part of the information society. The design of traditional ASIC system chips requires a long research and development cycle and a large cost. With the development of microelectronics technology, the continuous innovation of semiconductor technology, and the impact of market demand, The traditional design process has been difficult to keep up with the pace. Therefore, the SoC (System on Chip) design method based on IP (Intellectual Property) kernel is becoming popular. SoC technology can effectively integrate multiple IP cores, realize complex system functions, and reduce power consumption, size and other key factors. Speeding up the R & D cycle of products and reducing R & D costs are becoming one of the important directions of IC design. Based on the ISO/IEC 18000-6C protocol, the design method of SoC is used to divide the software and hardware modules, and the digital baseband processing unit of the UHF RFID system is designed by the method of hardware / software co-design. The open source processor MC8051, is selected to design the UHF RFID baseband communication link module with Verilog hardware description language, and it is interlinked with MC8051 as an independent IP core through WISHBONE bus protocol to realize the hardware design of the system. Finally, the communication between reader and tag baseband is realized, and the verification of the system is completed.
【學(xué)位授予單位】:南京航空航天大學(xué)
【學(xué)位級別】:碩士
【學(xué)位授予年份】:2017
【分類號】:TP391.44;TN47
【參考文獻(xiàn)】
相關(guān)期刊論文 前9條
1 王丹;張紅雨;;ARM9的超高頻讀寫器基帶編解碼設(shè)計[J];單片機(jī)與嵌入式系統(tǒng)應(yīng)用;2013年09期
2 楊宏璋;王嘉;;用C語言建模輔助軟硬件協(xié)同設(shè)計[J];信息技術(shù);2010年08期
3 羅恰嗣;郭立;張綱;李清;;EPC Gen2標(biāo)簽數(shù)字電路時鐘策略和協(xié)議一致性分析[J];微電子學(xué);2009年05期
4 昝勇;黎明;楊小芹;楊舸;張怡;;FM0編碼及其在FPGA中的設(shè)計與實現(xiàn)[J];電子測量技術(shù);2009年02期
5 廖彬彬;趙知勁;張福洪;;EPCglobal C1 Gen2標(biāo)準(zhǔn)中CRC算法的實現(xiàn)[J];計算機(jī)工程;2008年24期
6 鄧崇亮;覃煥昌;;SoC片上五種總線標(biāo)準(zhǔn)的分析比較[J];百色學(xué)院學(xué)報;2008年03期
7 劉宏偉;李成;;ISO/IEC 18000-6C簡析[J];信息技術(shù)與標(biāo)準(zhǔn)化;2007年07期
8 汪健;;SoC設(shè)計的關(guān)鍵技術(shù)[J];集成電路通訊;2006年01期
9 鄢永明;劉軼民;曾云;趙建業(yè);;基于8051軟核的SOPC系統(tǒng)設(shè)計與實現(xiàn)[J];電子技術(shù)應(yīng)用;2005年10期
相關(guān)博士學(xué)位論文 前1條
1 史江義;基于IP核的SOC設(shè)計關(guān)鍵技術(shù)研究[D];西安電子科技大學(xué);2007年
,本文編號:2423781
本文鏈接:http://sikaile.net/kejilunwen/dianzigongchenglunwen/2423781.html