【摘要】：在信號(hào)處理技術(shù)中,雙音多頻信號(hào)在程控話路系統(tǒng)、自動(dòng)控制系統(tǒng)占有重要地位。而濾波器在雙音多頻信號(hào)的傳輸系統(tǒng)中又起到了決定性作用,濾波器性能的優(yōu)劣決定了接收端處理雙音多頻信號(hào)的效果。開(kāi)關(guān)電容濾波器在濾波器領(lǐng)域占據(jù)極重要的地位,其在電路設(shè)計(jì)中更適合應(yīng)用CMOS工藝制作。作為集成濾波器的主流技術(shù),CMOS工藝開(kāi)關(guān)電容技術(shù)是目前最有效的可實(shí)現(xiàn)SoC電路的熱點(diǎn)技術(shù)之一。本文基于CSMC 0.5μm CMOS工藝,利用Cadence仿真軟件,通過(guò)雙二階多級(jí)串聯(lián)方式和Z域合成法分別設(shè)計(jì)了一款應(yīng)用于雙音多頻信號(hào)接收系統(tǒng)的六階開(kāi)關(guān)電容帶通濾波器。該濾波器在工作電壓為5V條件下,時(shí)鐘頻率為27.3KHz,通帶頻率為689Hz~949Hz。在輸入信號(hào)電壓為200mV的條件下:聯(lián)級(jí)法設(shè)計(jì)的濾波器其通帶衰減-0.55dB,阻帶衰減為-40.98dB,整體電容值為87.891pF;z域合成法設(shè)計(jì)的開(kāi)關(guān)電容濾波器其通帶衰減-0.39dB,阻帶衰減為-41.73dB,整體電容值為65.428pF。通過(guò)參數(shù)比較,z域合成法設(shè)計(jì)的濾波器電路濾波效果更好,電容值更小,并利用Cadence仿真軟件對(duì)z域合成法設(shè)計(jì)的濾波器電路進(jìn)行版圖設(shè)計(jì),其版圖面積約為66060μm2。
[Abstract]:In the signal processing technology, the dual-tone multi-frequency signal plays an important role in the program control system and the automatic control system. The filter plays a decisive role in the transmission system of dual-tone multi-frequency signal, and the performance of the filter determines the effect of the receiver to process the dual-tone multi-frequency signal. Switched capacitor filter plays an important role in the field of filter. It is more suitable for CMOS process in circuit design. As the mainstream technology of integrated filter, CMOS process switched capacitor technology is one of the most effective hot technologies to realize SoC circuit. Based on CSMC 0.5 渭 m CMOS process and Cadence simulation software, a six-order switched capacitor band-pass filter for dual-tone multi-frequency signal receiving system is designed by two-second-order multistage series mode and Z-domain synthesis method, respectively. The filter has a clock frequency of 27.3 KHz and a passband frequency of 689 Hz at 5V operating voltage. When the input voltage is 200mV, the passband attenuation is -0.55dB, the stopband attenuation is -40.98dB, and the overall capacitance is 87.891pF. The switched-capacitor filter designed by Z-domain synthesis method has a passband attenuation of -0.39 dB, a stopband attenuation of -41.73 dB and an overall capacitance of 65.428pF. Compared with the parameters, the filter circuit designed by z domain synthesis method has better filtering effect and smaller capacitance value. The layout of the filter circuit designed by z domain synthesis method is designed by using Cadence simulation software, and the layout area is about 66060 渭 m ~ 2.
【學(xué)位授予單位】：黑龍江大學(xué)
【學(xué)位級(jí)別】：碩士
【學(xué)位授予年份】：2015
【分類(lèi)號(hào)】：TN713

【參考文獻(xiàn)】

相關(guān)期刊論文 前10條

1 解放;羅闖;;CMOS模擬集成電路版圖設(shè)計(jì)[J];微處理機(jī);2012年03期

2 常杰;劉詩(shī)斌;;開(kāi)關(guān)電容低通濾波器的設(shè)計(jì)[J];電子設(shè)計(jì)工程;2012年08期

3 邢琦峰;;開(kāi)關(guān)電容濾波器的設(shè)計(jì)與應(yīng)用研究[J];電腦知識(shí)與技術(shù);2011年07期

4 聶偉;楊勝姚;王巖嵩;;基于FPGA的通用FIR濾波器設(shè)計(jì)[J];實(shí)驗(yàn)技術(shù)與管理;2010年10期

5 周蓉;馬勝前;;高階開(kāi)關(guān)電容濾波器的設(shè)計(jì)和仿真[J];電子測(cè)量技術(shù);2010年02期

6 熊元新;吳罡;;基于設(shè)計(jì)空間的基本開(kāi)關(guān)電容電路濾波器設(shè)計(jì)[J];電力學(xué)報(bào);2009年01期

7 宋軍;趙明忠;;一種分析和設(shè)計(jì)抗混疊濾波器的方法[J];現(xiàn)代電子技術(shù);2008年19期

8 尹繼武;龍姝明;王少華;孫彥清;盧超;;開(kāi)關(guān)電容梳狀濾波器幅頻特性的深入分析[J];現(xiàn)代電子技術(shù);2008年07期

9 熊健;王福明;;基于開(kāi)關(guān)電容技術(shù)的巴特沃斯濾波器設(shè)計(jì)及PSpice仿真研究[J];現(xiàn)代電子技術(shù);2007年23期

10 舒艷萍;陳為;毛行奎;;開(kāi)關(guān)電源有源共模EMI濾波器研究及其應(yīng)用[J];電力電子技術(shù);2007年06期

，

本文編號(hào)：2408623