基于90nm工藝帶LDO驅(qū)動(dòng)頻率可修調(diào)的振蕩器設(shè)計(jì)
[Abstract]:With the rapid development of integrated circuits, the precision of clock frequency is becoming more and more important. The accuracy of the frequency source can determine the quality of a sequential circuit design. Especially in today's high-speed integrated digital circuits, a small clock error may lead to the disorder of the whole cycle and the timing disorder of the digital circuits. Therefore, oscillator as the representative of integrated circuit frequency source has become a research topic. This paper first introduces three kinds of oscillators used in integrated circuits, which are crystal oscillator, ring oscillator and Zhang Chi oscillator. Then the structural characteristics and the working principle are analyzed one by one. In this paper, a frequency adjustable Zhang Chi oscillator is designed based on TSMC90nm process, and a low power linear voltage regulator is designed to drive the oscillator. In this paper, the design principle of linear voltage regulator is described in detail, and a design scheme of low power consumption and very low area saving is put forward according to its own characteristics. A reliable linear voltage regulator with 1.2 V output voltage is obtained by simulation. The simulation results show that the load adjustment rate of the linear regulator is 3.64% and the power rejection ratio is -63.4 dB. Then, the overall structure of the oscillator circuit and the circuit design of the sub-module are completed according to the design requirements. How to obtain the output oscillation frequency by adjusting the connection mode of the control port is described in detail. By adjusting the output frequency coverage range of the control port within 284% to 61.5% of the default value, the simulation data verify that the oscillator with the initial frequency of 48MHz can be found in such a wide range. Then, in order to ensure the reliability of the output clock, the phase noise of the clock is also discussed. The simulation results show that the phase noise can reach-101.128dBc/Hz @ 1MHz, and-121.806dBc/Hz @ 10MHz. Finally, the layout of the linear voltage regulator and the oscillator is drawn, and the simulation results meet the design requirements.
【學(xué)位授予單位】:北方工業(yè)大學(xué)
【學(xué)位級(jí)別】:碩士
【學(xué)位授予年份】:2017
【分類號(hào)】:TN752
【參考文獻(xiàn)】
相關(guān)期刊論文 前4條
1 周本軍;王衛(wèi)東;;一種LED驅(qū)動(dòng)芯片內(nèi)置CMOS振蕩器的設(shè)計(jì)[J];微電子學(xué);2013年04期
2 解放;羅闖;;CMOS模擬集成電路版圖設(shè)計(jì)[J];微處理機(jī);2012年03期
3 李展;馮炳軍;;一種基于內(nèi)部遲滯比較器的新型RC振蕩器[J];電子器件;2009年01期
4 劉皓;景為平;;一種頻率可調(diào)CMOS環(huán)形振蕩器的分析與設(shè)計(jì)[J];電子器件;2006年04期
相關(guān)博士學(xué)位論文 前1條
1 呂志強(qiáng);CMOS振蕩器噪聲理論及優(yōu)化技術(shù)研究[D];哈爾濱工業(yè)大學(xué);2007年
相關(guān)碩士學(xué)位論文 前4條
1 李學(xué)軍;帶溫度和工藝補(bǔ)償?shù)沫h(huán)形振蕩器的設(shè)計(jì)[D];湖南大學(xué);2012年
2 謝亞偉;LDO線性穩(wěn)壓器中關(guān)鍵模塊的研究與設(shè)計(jì)[D];合肥工業(yè)大學(xué);2009年
3 唐貽蓮;用于電容傳感器的高增益高性能運(yùn)算放大器[D];電子科技大學(xué);2009年
4 楊錦文;嵌入式密勒補(bǔ)償放大器的研究與設(shè)計(jì)[D];西南交通大學(xué);2006年
,本文編號(hào):2364998
本文鏈接:http://sikaile.net/kejilunwen/dianzigongchenglunwen/2364998.html