基于故障對布爾表的模擬電路測試性分析方法
發(fā)布時間:2018-09-16 21:42
【摘要】:為充分利用測試性驗證試驗的故障響應特征信息,提高測試性分析結果的準確性,基于故障物理注入技術,提出采用整數(shù)對布爾表對模擬電路進行測試性分析的方法。首先分析現(xiàn)有測試性分析方法存在的不足之處;然后根據(jù)實測數(shù)據(jù)構建故障對布爾表,并以此為基礎提出預計故障檢測率、故障隔離率和故障虛警率等指標的計算公式以及測試性分析步驟;最后結合串聯(lián)穩(wěn)壓電路實例對文章所提方法進行驗證。實驗結果表明:與D矩陣模型方法和整數(shù)編碼字典方法相比,該法都具有更高的故障分辨能力,能夠為模擬電路的測試性分析提供更準確的評價指標。
[Abstract]:In order to make full use of the fault response characteristic information of testability verification test and improve the accuracy of testability analysis results, a testability analysis method based on integer Boolean table for analog circuits is proposed based on fault physical injection technique. Firstly, the shortcomings of the existing testability analysis methods are analyzed, and then the fault pair Boolean table is constructed according to the measured data, and based on this, the estimated fault detection rate is proposed. The calculation formula of fault isolation rate and fault false alarm rate and the steps of testability analysis are given. Finally, the method proposed in this paper is verified by an example of series voltage stabilizing circuit. The experimental results show that compared with the D matrix model method and the integer coding dictionary method, this method has higher fault resolution ability and can provide more accurate evaluation indexes for the testability analysis of analog circuits.
【作者單位】: 海軍航空工程學院研究生管理大隊;海軍航空工程學院科研部;92514部隊;
【基金】:國家自然科學基金項目(61473306)
【分類號】:TN710
[Abstract]:In order to make full use of the fault response characteristic information of testability verification test and improve the accuracy of testability analysis results, a testability analysis method based on integer Boolean table for analog circuits is proposed based on fault physical injection technique. Firstly, the shortcomings of the existing testability analysis methods are analyzed, and then the fault pair Boolean table is constructed according to the measured data, and based on this, the estimated fault detection rate is proposed. The calculation formula of fault isolation rate and fault false alarm rate and the steps of testability analysis are given. Finally, the method proposed in this paper is verified by an example of series voltage stabilizing circuit. The experimental results show that compared with the D matrix model method and the integer coding dictionary method, this method has higher fault resolution ability and can provide more accurate evaluation indexes for the testability analysis of analog circuits.
【作者單位】: 海軍航空工程學院研究生管理大隊;海軍航空工程學院科研部;92514部隊;
【基金】:國家自然科學基金項目(61473306)
【分類號】:TN710
【相似文獻】
相關期刊論文 前10條
1 張藝瓊;武月琴;曾照洋;余鵬;;測試性驗證試驗中的綜合評估方法[J];測控技術;2013年06期
2 付劍平;陸民燕;;基于模糊綜合評價的軟件測試性度量[J];計算機工程與應用;2009年27期
3 張向榮;電子系統(tǒng)維修性、測試性分析與設計方法討論[J];航天控制;2004年05期
4 田仲;測試性驗證方法研究[J];航空學報;1995年S1期
5 張藝瓊;劉萌萌;李t,
本文編號:2244897
本文鏈接:http://sikaile.net/kejilunwen/dianzigongchenglunwen/2244897.html