Sigma Delta調(diào)制器系統(tǒng)結(jié)構(gòu)及線性度優(yōu)化技術(shù)研究
[Abstract]:Analog-to-digital converter (ADC) can convert signals from analog domain to digital domain. It is an essential component of various systems that need to collect and process analog signals. Sigma Delta ADC is based on over-sampling and noise shaping technology. Because of its high accuracy, it has been widely studied and applied in audio frequency, advanced sensors and so on. In recent years, due to the check and balance of linearity, resolution, power consumption, area and so on, Sigma Delta ADC usually improves its precision and linearity by optimizing the structure of modulator system and using multi-bit quantization. This paper focuses on the optimization of Sigma Delta modulator system structure and the improvement of linearity. In this paper, the research and analysis of Sigma Delta modulator based on noise-coupling technology are completed, and the structure and basic performance of various modulators based on noise-coupled technology are compared. The behavior modeling and simulation of the system based on MATLAB are carried out, and the inherent reasons of the linearity enhancement of the Sigma Delta modulator based on the noise coupling technology are deeply analyzed, and the simulation and verification are carried out at the same time. The application of multibit quantizer brings the nonlinear problem of feedback DAC. This directly limits the harmonic performance of Sigma Delta. How to improve the linearity of Sigma Delta systems and reduce the consumption of additional resources has become a hot research topic. In this paper, a novel DWA algorithm based on randomization principle is designed, and the algorithm is systematically studied and simulated. MATLAB software is used to model and simulate the new DWA algorithm to improve the performance of modulator, and compared with the traditional DWA algorithm. The new DWA algorithm circuit is designed and implemented by digital hardware language VHDL, and the logic simulation is carried out in Modelsim of Quartus II software. Finally, the RTL level code is synthesized into gate network table by Design Compiler. Compared with the traditional DWA algorithm, the new DWA algorithm circuit is reduced by 8 points in area and 13.9 in total dynamic power consumption. Using the above noise coupling and new DWA technology, the accuracy and linearity of the whole Sigma Delta modulator are improved, and the power consumption and area of the Sigma Delta modulator are reduced from the system level.
【學位授予單位】:電子科技大學
【學位級別】:碩士
【學位授予年份】:2017
【分類號】:TN761
【相似文獻】
相關(guān)期刊論文 前3條
1 李冬梅,高文煥,張鴻遠,王志華;過采樣Sigma delta調(diào)制器的研究與仿真[J];清華大學學報(自然科學版);2000年07期
2 程劍平,朱卓婭,魏同立;低電壓低功耗帶通Sigma Delta調(diào)制器的設計[J];電子學報;2005年11期
3 許金波;陳曉飛;劉占領(lǐng);林雙喜;李思臻;;Sigma Delta調(diào)制器高效行為級建模[J];微電子學與計算機;2010年07期
相關(guān)博士學位論文 前2條
1 周雯;某于多重晶格光子晶體高速多波長THz波調(diào)制器的研究[D];南京郵電大學;2016年
2 曹天霖;高性能帶通∑△模數(shù)轉(zhuǎn)換器芯片研究與實現(xiàn)[D];浙江大學;2017年
相關(guān)碩士學位論文 前10條
1 樊倩倩;Sigma Delta調(diào)制器系統(tǒng)結(jié)構(gòu)及線性度優(yōu)化技術(shù)研究[D];電子科技大學;2017年
2 邱晨;一種Sigma-Delta MASH結(jié)構(gòu)四階調(diào)制器的設計[D];哈爾濱工業(yè)大學;2017年
3 郝卜;數(shù)字射頻調(diào)制理論及實現(xiàn)[D];寧波大學;2017年
4 江帆;基于真分式噪聲傳遞函數(shù)的長環(huán)路延時連續(xù)時間Sigma Delta調(diào)制器的研究與設計[D];復旦大學;2014年
5 張際寶;4階低失真高精度Sigma Delta調(diào)制器的研究與實現(xiàn)[D];哈爾濱理工大學;2016年
6 田也;一種16位雙采樣Sigma-Delta調(diào)制器的研究與設計[D];湘潭大學;2017年
7 周瀟瀟;16位低功耗的Delta-Sigma調(diào)制器的設計與實現(xiàn)[D];哈爾濱工業(yè)大學;2017年
8 范凌云;石英陀螺Sigma-Delta帶通調(diào)制器的設計[D];哈爾濱工業(yè)大學;2017年
9 范懸懸;高收發(fā)隔離T/R組件的研究[D];電子科技大學;2017年
10 吳文鵬;再入式光纖陀螺用集成光波導調(diào)制器[D];電子科技大學;2017年
,本文編號:2218674
本文鏈接:http://sikaile.net/kejilunwen/dianzigongchenglunwen/2218674.html