【摘要】：近年來,隨著物聯(lián)網(wǎng)產(chǎn)業(yè)的迅猛發(fā)展,射頻識別技術(shù)(RFID)越來越受關注,并得到了廣泛的應用和發(fā)展。在超高頻頻段,目前國際上主流的標準協(xié)議為ISO18000-6C,為適應RFID的發(fā)展和加快物聯(lián)網(wǎng)的建設,我國也開始了協(xié)議的研究,并于2014年開始實施了UHF RFID國家標準GB/T29768-2013。因此,本項目意在研究一款既支持ISO 18000-6C國際標準協(xié)議,又支持國家標準GB/T29768-2013兩種協(xié)議的UHF RFID讀寫器,既能滿足國際市場的需求,又兼具本土產(chǎn)品的適用性,其具有很大的發(fā)展市場和意義。本文所做的便是該項目的一個子課題,雙模單芯片UHF RFID讀寫器數(shù)字基帶接收鏈路的設計與實現(xiàn)。首先,本文詳細分析和對比ISO 18000-6C和GB/T29768-2013兩種協(xié)議,包括發(fā)射鏈路、接收鏈路、通信指令以及防碰撞機制等,詳細討論接收鏈路。在此協(xié)議基礎上,對整個數(shù)字基帶進行系統(tǒng)分析,詳細分析數(shù)字基帶接收鏈路,并進行指標的設計以及整個數(shù)字基帶接收鏈路的架構(gòu)設計。接著,以模塊化設計為主要方法,對數(shù)字基帶接收鏈路和與接收鏈路相關的控制單元模塊進行分析和設計,并進行verilog實現(xiàn)和功能仿真。數(shù)字基帶接收鏈路模塊包括碼元同步模塊、解碼模塊和CRC校驗模塊。讀寫器數(shù)字基帶接收鏈路相關的控制單元模塊包括協(xié)議控制信號處理單元、接口模塊和接收FIFO單元。其中碼元同步模塊是整個數(shù)字基帶接收鏈路的重點和難點,采用一種新穎的改進型的邊沿過零檢測型結(jié)構(gòu),在10 dB SNR的數(shù)字基帶信號下能夠正確同步和判決。該結(jié)構(gòu)性能滿足要求,具有面積資源消耗少、易實現(xiàn)、同步速度快等優(yōu)點。最后,通過FPGA測試平臺的搭建,采用Altera公司Stratix III系列的EP3SL150F1152C2與讀寫器射頻模擬模塊聯(lián)合搭建成一套完整的讀寫器系統(tǒng),來實際驗證我們設計的數(shù)字基帶接收鏈路,并將通過驗證的數(shù)字基帶接收鏈路在SMIC 0.13μm工藝上進行芯片實現(xiàn)。其中讀寫器數(shù)字基帶接收鏈路版圖大小為280228μm2,提取版圖寄生參數(shù)后的仿真結(jié)果滿足設計要求。
[Abstract]:In recent years, with the rapid development of the Internet of things industry, RFID technology (RFID) has attracted more and more attention, and has been widely used and developed. In UHF frequency band, ISO 18000-6C is the main international standard protocol at present. In order to adapt to the development of RFID and accelerate the construction of Internet of things, China has also begun to study the protocol, and has implemented the national standard of UHF RFID GB/ T29768-2013 in 2014. Therefore, the purpose of this project is to study a UHF RFID reader that supports both the ISO 18000-6C international standard agreement and the national standard GB/T29768-2013 protocol, which can meet the needs of the international market as well as the applicability of local products. It has great development market and significance. What this paper does is a sub-project of this project, the design and realization of digital baseband receiving link of dual-mode single-chip UHF RFID reader. Firstly, this paper analyzes and compares the ISO 18000-6C and GB/T29768-2013 protocols in detail, including transmitting link, receiving link, communication instruction and anti-collision mechanism, and discusses the receiving link in detail. On the basis of this protocol, the whole digital baseband is systematically analyzed, the digital baseband receiving link is analyzed in detail, the index is designed and the architecture of the whole digital baseband receiving link is designed. Then, the digital baseband receiving link and the control unit module related to the receiving link are analyzed and designed by modularization design, and the verilog implementation and function simulation are carried out. The digital baseband receiving link module includes symbol synchronization module, decoding module and CRC verification module. The control unit module of the reader digital baseband receiving link includes a protocol control signal processing unit, an interface module and a receiving FIFO unit. The symbol synchronization module is the focus and difficulty of the whole digital baseband receiving link. A novel improved edge zero-crossing detection structure is adopted, which can synchronize and judge correctly under the digital baseband signal of 10 dB SNR. The structure has the advantages of low area resource consumption, easy realization and high synchronization speed. Finally, through the construction of FPGA test platform and the combination of EP3SL150F1152C2 of Stratix III series of Altera company and RF analog module of reader, a complete reader system is built to verify the digital baseband receiving link that we designed. The verified digital baseband receiving link is implemented on SMIC 0.13 渭 m technology. The layout of the digital baseband receiving link of the reader is 280228 渭 m ~ 2. The simulation results after extracting the parasitic parameters of the layout meet the design requirements.
【學位授予單位】：湘潭大學
【學位級別】：碩士
【學位授予年份】：2017
【分類號】：TP391.44;TN402

【參考文獻】

相關期刊論文 前3條

1 楊順;王頌;;基于PR9000的超高頻讀寫器設計[J];計算機系統(tǒng)應用;2012年07期

2 耿文波;張思維;;循環(huán)冗余校驗算法的FPGA高速實現(xiàn)[J];周口師范學院學報;2011年05期

3 梁飛;張紅雨;陳友平;;UHF讀寫器設計中的FM0解碼技術(shù)[J];電子設計工程;2010年11期

相關碩士學位論文 前8條

1 干慧娜;基于ZYNQ-7000平臺的多協(xié)議UHF RFID讀寫器軟件設計[D];電子科技大學;2015年

2 黃興偉;UHF RFID讀寫器芯片接收鏈路數(shù)字基帶電路設計[D];電子科技大學;2015年

3 徐智勇;符合我國標準的UHF RFID閱讀器數(shù)字基帶電路設計[D];西安電子科技大學;2014年

4 李欣;超高頻RFID讀寫器數(shù)字基帶系統(tǒng)設計及CRC校驗碼算法研究[D];湖南大學;2012年

5 魏鵬;單芯片超高頻射頻識別讀寫器數(shù)字系統(tǒng)研究與實現(xiàn)[D];復旦大學;2011年

6 劉靜;符合ISO/IEC 18000-6C標準UHF RFID閱讀器數(shù)字基帶系統(tǒng)ASIC設計[D];華東師范大學;2011年

7 李波;超高頻RFID系統(tǒng)Capture效應下防碰撞算法研究及讀寫器碼元同步器設計[D];復旦大學;2010年

8 周灝;UHF RFID閱讀器數(shù)字基帶研究與設計[D];華東師范大學;2009年

，

本文編號：2180917