【摘要】：隨著集成電路的發(fā)展和半導(dǎo)體工藝的進步,基于IP核復(fù)用技術(shù)的片上系統(tǒng)(SoC)設(shè)計被越來越廣泛的運用于各個領(lǐng)域。針對SoC中IP核的互連,傳統(tǒng)的總線結(jié)構(gòu)顯現(xiàn)出傳輸帶寬低、難以支持并行通信、地址空間有限等問題;IP核通信協(xié)議也常反映出難以實現(xiàn)低延時、高頻率、低功耗和靈活性等缺點。本文研究設(shè)計了一種基于AXI協(xié)議的SoC matrix互聯(lián)結(jié)構(gòu),一方面能夠體現(xiàn)AXI協(xié)議的優(yōu)點,在點對點傳輸時實現(xiàn)低延時、高效率和高吞吐率的特點,另一方面避免了總線結(jié)構(gòu)的一些不足之處,實現(xiàn)N-M并行通信,最后并對設(shè)計進行功能驗證。具體工作如下:1.分析AXI傳輸過程與結(jié)構(gòu)特點,并結(jié)合系統(tǒng)并行通信的要求,設(shè)計出一種針對主設(shè)備的多數(shù)據(jù)緩存、針對目標從設(shè)備的共享地址多數(shù)據(jù)緩存的拓撲結(jié)構(gòu),實現(xiàn)IP核與互連架構(gòu)模塊的基于AXI協(xié)議的outstanding傳輸、亂序訪問及N-M并行通信。2.帶有仲裁配置寄存器,可通過相應(yīng)的握手協(xié)議對該寄存器進行改寫,使SoC在不同的應(yīng)用場合下采用可定義的仲裁優(yōu)先級實現(xiàn)更高效的通信。3.設(shè)計帶AXI接口的SRAM控制器與AXI2APB Bridge,兩者作為從設(shè)備掛載在AXI互連架構(gòu)上,實現(xiàn)寫操作中地址與數(shù)據(jù)無先后差別的傳輸,并對模塊優(yōu)化。4.搭建UVM驗證平臺對模塊、部件進行功能驗證,編寫UVM中driver、monitor、sequencer、agent、reference model、scoreboard等組成部分,生成帶約束的隨機激勵,并對結(jié)果進行自動檢查,采用不同的testcase驗證不同的功能點,并且驗證結(jié)果正確。
[Abstract]:With the development of integrated circuits and semiconductor technology, the design of SoC based on IP core multiplexing technology is more and more widely used in various fields. For the interconnection of IP cores in SoC, the traditional bus architecture shows that the transmission bandwidth is low, it is difficult to support parallel communication, the address space is limited and so on, IP core communication protocols often reflect that it is difficult to achieve low delay and high frequency. The disadvantages of low power consumption and flexibility. In this paper, a matrix interconnection architecture based on AXI-based protocol is designed. On the one hand, it can embody the advantages of AXIprotocol and realize the characteristics of low delay, high efficiency and high throughput in point-to-point transmission. On the other hand, it avoids some shortcomings of bus architecture, realizes N-M parallel communication, and verifies the function of the design. The work is as follows: 1. This paper analyzes the characteristics of AXI transmission process and structure, and designs a topology of multi-data cache for main equipment and shared address multi-data cache for target slave device, combined with the requirement of system parallel communication. The implementation of IP core and interconnection architecture module based on AXI-based outstanding transmission, out-of-order access and N-M parallel communication. 2. With the arbitration configuration register, the register can be rewritten by the corresponding handshake protocol, so that SoC can use the defined arbitration priority to achieve more efficient communication. The SRAM controller with AXI interface and the AXI2APB bridge are designed, which are mounted on the AXI interconnection architecture as slave devices to realize the transmission of the address and data in the write operation, and optimize the module. 4. Building a verification platform for modules and components to verify the function of modules and components, writing components such as driver monitor and sequence reference model scoreboard, generating random excitation with constraints, and automatically checking the results, and using different testcase to verify different function points. And verify the results are correct.
【學(xué)位授予單位】：國防科學(xué)技術(shù)大學(xué)
【學(xué)位級別】：碩士
【學(xué)位授予年份】：2015
【分類號】：TN47

【參考文獻】

相關(guān)期刊論文 前6條

1 田勁;王小力;;基于UVM驗證方法學(xué)的AES模塊級驗證[J];微電子學(xué)與計算機;2012年08期

2 楊哲;張萍;馬佩軍;李康;史江一;舒保健;;基于動態(tài)混合優(yōu)先級算法的仲裁器設(shè)計[J];電子器件;2011年03期

3 沈智芳;;CoreConnect多級高速片上總線互連結(jié)構(gòu)研究[J];湖北第二師范學(xué)院學(xué)報;2009年02期

4 夏宏;王媛;李文娟;;基于混合優(yōu)先權(quán)算法的AHB總線仲裁器的設(shè)計[J];中國電力教育;2008年S1期

5 李耀榮;王興軍;梁利平;;SOC總線仲裁算法的研究[J];微計算機信息;2007年17期

6 徐懿;杜高明;李麗;蔣召宇;張冰;高明倫;;基于總線的片上多處理器SoC仲裁算法研究[J];儀器儀表學(xué)報;2006年S3期

，

本文編號：2130820