發(fā)布時(shí)間：2018-07-14 11:34

【摘要】：隨著集成電路與SoC的發(fā)展與廣泛應(yīng)用,測(cè)試驗(yàn)證工作在SoC研發(fā)過(guò)程中的重要性越來(lái)越高,尤其是各種具有特定功能的SoC。而當(dāng)前的國(guó)內(nèi)自動(dòng)化領(lǐng)域,小型化、低成本、高集成度的控制模塊化的芯片成為一種迫切需求,本研究所依賴(lài)的課題就是面向工業(yè)控制的片上系統(tǒng)的研制,即CMC系統(tǒng),相應(yīng)的CMC系統(tǒng)的測(cè)試驗(yàn)證工作也成為了一個(gè)重點(diǎn)與難點(diǎn)。在此背景下,本文重點(diǎn)研究了面向CMC的系統(tǒng)級(jí)測(cè)試驗(yàn)證系統(tǒng)的設(shè)計(jì)與實(shí)現(xiàn)。CMC系統(tǒng)包括CMC芯片、嵌入式固化軟件及對(duì)應(yīng)的上位機(jī)組態(tài)監(jiān)控軟件等,本論文重點(diǎn)研究基于CMC樣片的軟硬件協(xié)同的系統(tǒng)級(jí)測(cè)試驗(yàn)證�；贑MC系統(tǒng)級(jí)的面向工業(yè)控制的功能,包括基于LCP實(shí)現(xiàn)的邏輯控制與基于MCP實(shí)現(xiàn)的運(yùn)動(dòng)控制,設(shè)計(jì)并實(shí)現(xiàn)了面向CMC的系統(tǒng)級(jí)測(cè)試驗(yàn)證系統(tǒng)。該系統(tǒng)包括硬件支持平臺(tái)、面向邏輯控制的測(cè)試驗(yàn)證平臺(tái)、面向運(yùn)動(dòng)控制的測(cè)試驗(yàn)證平臺(tái)以及CMC性能測(cè)試。該測(cè)試驗(yàn)證系統(tǒng)的硬件支持平臺(tái)采用基于CMC-Alpha樣片自定義的硬件平臺(tái),包括CMC最小系統(tǒng)、各種通信接口以及輸入輸出接口等模塊。在此基礎(chǔ)上,重點(diǎn)設(shè)計(jì)與實(shí)現(xiàn)了面向邏輯控制的測(cè)試驗(yàn)證平臺(tái)以及面向運(yùn)動(dòng)控制的測(cè)試驗(yàn)證平臺(tái)。面向邏輯控制的測(cè)試驗(yàn)證平臺(tái)采用自動(dòng)化測(cè)試的方法實(shí)現(xiàn)基于IEC61131-3工業(yè)控制編程語(yǔ)言標(biāo)準(zhǔn)的測(cè)試驗(yàn)證,該平臺(tái)主要包括：基于CMC相關(guān)API接口設(shè)計(jì)的自動(dòng)化測(cè)試框架、基于IEC61131-3標(biāo)準(zhǔn)的測(cè)試用例設(shè)計(jì)以及缺陷跟蹤系統(tǒng)等。面向運(yùn)動(dòng)控制的測(cè)試驗(yàn)證平臺(tái)采用基于MCP監(jiān)視寄存器的運(yùn)動(dòng)控制可視化的方法實(shí)現(xiàn)對(duì)運(yùn)動(dòng)控制的輔助測(cè)試驗(yàn)證,主要設(shè)計(jì)了該輔助監(jiān)視平臺(tái),包括自定義的通信機(jī)制、實(shí)時(shí)二維可視化以及基于Matlab的三維可視化等。此外,還研究了CMC的性能測(cè)試方法,其中包括CMC的系統(tǒng)級(jí)功耗與基于PLCopen標(biāo)準(zhǔn)的基準(zhǔn)性能測(cè)試。最后,對(duì)本文所設(shè)計(jì)實(shí)現(xiàn)的測(cè)試驗(yàn)證系統(tǒng)的應(yīng)用情況與結(jié)果進(jìn)行了論述。通過(guò)論述驗(yàn)證了本文所設(shè)計(jì)的測(cè)試驗(yàn)證系統(tǒng)的可用性,能夠?qū)MC系統(tǒng)級(jí)的邏輯控制功能、運(yùn)動(dòng)控制功能進(jìn)行完善的測(cè)試驗(yàn)證,并且能夠有效的測(cè)試CMC的關(guān)鍵性能指標(biāo)。
[Abstract]:With the development and wide application of integrated circuits and SoC, the importance of test verification in the process of SoC research and development is becoming more and more important, especially in all kinds of SoC. with specific functions and the current domestic automation field. Miniaturization, low cost and high integration control modularized core has become an urgent demand. It is the development of on chip system for industrial control, that is, the CMC system, and the test and verification of the corresponding CMC system has also become a key and difficult point. In this context, this paper focuses on the design and implementation of the system level test and verification system for CMC, which includes the CMC chip, the embedded curing software and the corresponding upper computer. Configuration monitoring software and so on, this paper focuses on the system level test verification based on CMC sample software and hardware collaboration. Based on the CMC system level oriented industrial control functions, including the logic control based on LCP implementation and the motion control based on the MCP implementation, a system level test verification system oriented to CMC is designed and implemented. The system includes hardware. The support platform, the test verification platform for logic control, the test verification platform for motion control and the performance test of CMC. The hardware support platform of the test verification system adopts the hardware platform based on CMC-Alpha sample, including the CMC minimum system, various communication ports and input and output interface modules. The design and implementation of a test verification platform oriented to logic control and a test verification platform for motion control are designed and implemented. The test verification platform oriented to logic control implements test verification based on the IEC61131-3 industrial control programming language standard by automatic testing. The platform mainly includes the CMC related API interface setting. The automatic test framework, the test case design based on IEC61131-3 standard and the defect tracking system. The test verification platform oriented to motion control uses the motion control visualization method based on the MCP monitoring register to realize the auxiliary test verification of the motion control. The main design of the auxiliary monitoring platform, including the custom, is designed. Communication mechanism, real-time two-dimensional visualization and 3D visualization based on Matlab. In addition, the performance testing methods of CMC are also studied, including system level power of CMC and benchmark performance testing based on PLCopen standard. Finally, the application and results of the test verification system designed and implemented in this paper are discussed. The availability of the test verification system designed in this paper is verified. It can test and verify the logic control function of the CMC system and the function of motion control, and can effectively test the key performance indexes of the CMC.
【學(xué)位授予單位】：浙江大學(xué)
【學(xué)位級(jí)別】：碩士
【學(xué)位授予年份】：2015
【分類(lèi)號(hào)】：TN47

【參考文獻(xiàn)】

相關(guān)期刊論文 前9條

1 呂景輝;周雋;;基于LabVIEW的集成電路測(cè)試系統(tǒng)的設(shè)計(jì)與實(shí)現(xiàn)[J];船電技術(shù);2010年12期

2 胡瑜,韓銀和,李曉維;SOC可測(cè)試性設(shè)計(jì)與測(cè)試技術(shù)[J];計(jì)算機(jī)研究與發(fā)展;2005年01期

3 李蘭英;馮宏偉;;基于多性能指標(biāo)的SoC軟硬件劃分方法研究[J];計(jì)算機(jī)工程與應(yīng)用;2008年02期

4 王趙君;沈海華;;龍芯2號(hào)配套PCI Bridge的功能覆蓋率驗(yàn)證[J];計(jì)算機(jī)工程;2006年11期

5 于勁松,李行善;下一代自動(dòng)測(cè)試系統(tǒng)體系結(jié)構(gòu)與關(guān)鍵技術(shù)[J];計(jì)算機(jī)測(cè)量與控制;2005年01期

6 孟慶鑫;張龍;;軟件測(cè)試模型的探討[J];計(jì)算機(jī)與網(wǎng)絡(luò);2014年05期

7 郭書(shū)杰;馬躍;王品;;基于IEC61131-3的IL編譯器的設(shè)計(jì)與實(shí)現(xiàn)[J];計(jì)算機(jī)工程與設(shè)計(jì);2010年10期

8 黃文君;金建祥;;基于EPA工業(yè)以太網(wǎng)的現(xiàn)場(chǎng)控制器研制[J];儀器儀表學(xué)報(bào);2006年08期

9 張培山;鐘昆;張林江;;基于PLC的污水處理廠(chǎng)自控系統(tǒng)的實(shí)現(xiàn)[J];自動(dòng)化與儀表;2007年05期

相關(guān)碩士學(xué)位論文 前2條

1 王法輝;PLC模塊自動(dòng)測(cè)試系統(tǒng)的設(shè)計(jì)與開(kāi)發(fā)[D];大連理工大學(xué);2009年

2 劉娟娟;基于Robot框架的軟件自動(dòng)化測(cè)試技術(shù)的研究與應(yīng)用[D];浙江理工大學(xué);2013年

，

本文編號(hào)：2121520