本文選題：現(xiàn)場(chǎng)總線 + 介質(zhì)結(jié)合單元��； 參考：《沈陽(yáng)工業(yè)大學(xué)》2015年碩士論文

【摘要】：介質(zhì)結(jié)合單元（MAU）是總線供電的現(xiàn)場(chǎng)總線儀表中的接口電路，用于實(shí)現(xiàn)標(biāo)準(zhǔn)邏輯信號(hào)與傳輸介質(zhì)上的物理信號(hào)之間的轉(zhuǎn)換。MAU芯片是實(shí)現(xiàn)上述功能的大規(guī)�；旌闲盘�(hào)集成電路，目前只有少數(shù)國(guó)外公司可提供。MAU芯片的設(shè)計(jì)技術(shù)是現(xiàn)場(chǎng)總線儀表的核心技術(shù)之一，隨著現(xiàn)場(chǎng)總線技術(shù)的廣泛應(yīng)用，MAU芯片的研制具有越來(lái)越重要的意義。 本文介紹了一種基于國(guó)內(nèi)工藝設(shè)計(jì)的MAU芯片，并重點(diǎn)討論了其中接收電路的設(shè)計(jì)和實(shí)現(xiàn)方法。設(shè)計(jì)采用了逆向與正向相結(jié)合的方法，首先對(duì)一種國(guó)外芯片進(jìn)行了逆向分析，結(jié)合現(xiàn)場(chǎng)總線通信協(xié)議IEC61158-2中對(duì)信號(hào)傳輸質(zhì)量的要求，確定了電路結(jié)構(gòu)和各種性能指標(biāo)，然后基于國(guó)內(nèi)工藝完成了設(shè)計(jì)。接收電路由開關(guān)電容濾波器和比較器兩個(gè)部分組成，主要功能是從總線上接收頻率范圍在7.8KHz-39KHz之間的信號(hào)并將其轉(zhuǎn)換為內(nèi)部數(shù)字電路所能識(shí)別的邏輯信號(hào)，同時(shí)抑制頻帶外的干擾及噪聲。 課題的技術(shù)難點(diǎn)在于將芯片原有的工藝替換為新工藝，需要對(duì)開關(guān)電容網(wǎng)絡(luò)的Z變換傳輸函數(shù)和比較器比較點(diǎn)的偏置電壓進(jìn)行調(diào)整。另外原芯片的接收范圍為1KHz-44.3KHz，本文通過(guò)對(duì)電路的電容比進(jìn)行優(yōu)化使接收范圍達(dá)到7.8KHz-40KHz，更加接近通信協(xié)議的要求。 首先使用Chiplogic Analyzer軟件提取電路、然后使用Cadence軟件整理功能模塊，，對(duì)各個(gè)模塊的功能進(jìn)行分析，包括開關(guān)電容濾波器、比較器、運(yùn)算放大器、偏置電路以及不交疊時(shí)鐘電路。開關(guān)電容濾波器是整個(gè)電路的關(guān)鍵部分，所以對(duì)于這部分進(jìn)行了重點(diǎn)分析。在對(duì)整個(gè)電路分析之后，采用華虹NEC0.35um BCD工藝對(duì)電路進(jìn)行工藝移植。利用仿真工具，對(duì)接收電路各個(gè)模塊以及整體功能進(jìn)行仿真分析，結(jié)果達(dá)到現(xiàn)場(chǎng)總線通信協(xié)議IEC61158-2標(biāo)準(zhǔn)對(duì)接收電路的要求。最后完成電路的版圖設(shè)計(jì)并通過(guò)了DRC和LVS。
[Abstract]:The dielectric binding unit (mau) is the interface circuit in the fieldbus instrument which is powered by the bus. It is used to realize the conversion between the standard logic signal and the physical signal on the transmission medium. The mau chip is a large-scale mixed signal integrated circuit to realize the above functions. At present, only a few foreign companies can provide the design technology of .mau chip is one of the core technologies of fieldbus instrument. With the wide application of fieldbus technology, the development of mau chip is becoming more and more important. In this paper, a mau chip based on domestic process design is introduced, and the design and implementation of the receiving circuit are discussed in detail. The design adopts the method of combining reverse and forward. Firstly, the reverse analysis of a kind of foreign chip is carried out. According to the requirement of signal transmission quality in fieldbus communication protocol IEC61158-2, the circuit structure and various performance indexes are determined. Then the design is completed based on the domestic process. The receiving circuit consists of a switched capacitor filter and a comparator. The main function of the circuit is to receive the signal with the frequency range of 7.8 KHz-39KHz from the bus and convert it into a logical signal that can be recognized by the internal digital circuit. At the same time, the interference and noise outside the frequency band are suppressed. The technical difficulty lies in replacing the original process of the chip with the new process. It is necessary to adjust the Z transform transfer function of the switched capacitor network and the bias voltage of the comparator. In addition, the receiving range of the original chip is 1KHz-44.3KHz. by optimizing the capacitance ratio of the circuit, the receiving range reaches 7.8 KHz-40KHz, which is closer to the requirement of the communication protocol. Firstly, the circuit is extracted by Chiplogic Analyzer software, and then the function of each module is analyzed, including switched capacitor filter, comparator, operational amplifier, bias circuit and non-overlapping clock circuit. Switched-capacitor filter is the key part of the whole circuit, so this part is analyzed emphatically. After analyzing the whole circuit, the circuit is transplanted by Huahong NEC 0.35um BCD process. By using the simulation tool, each module and the whole function of the receiving circuit are simulated and analyzed. The results meet the requirements of the field bus communication protocol IEC61158-2 for the receiving circuit. Finally, the layout of the circuit is designed and passed through DRC and LVS.
【學(xué)位授予單位】：沈陽(yáng)工業(yè)大學(xué)
【學(xué)位級(jí)別】：碩士
【學(xué)位授予年份】：2015
【分類號(hào)】：TN402

【參考文獻(xiàn)】

相關(guān)期刊論文 前10條

1 梁偉;孫明革;;智能型兩線制溫度變送器[J];電子測(cè)量技術(shù);2003年06期

2 唐凱;孟橋;劉海濤;;基于0.6μm CMOS工藝應(yīng)用在高速ADC工作頻率300MHz的高速電壓比較器設(shè)計(jì)[J];電子器件;2008年02期

3 周歡歡;陳嵐;尹明會(huì);呂志強(qiáng);;低壓恒跨導(dǎo)增益提高CMOS運(yùn)算放大器的設(shè)計(jì)[J];半導(dǎo)體技術(shù);2013年09期

4 王錦標(biāo);現(xiàn)場(chǎng)總線和現(xiàn)場(chǎng)總線控制系統(tǒng)[J];化工自動(dòng)化及儀表;1997年02期

5 程正群,許寶祥,錢積新;現(xiàn)場(chǎng)總線與DCS控制系統(tǒng)[J];化工自動(dòng)化及儀表;1999年03期

6 鮑康貴;秦會(huì)斌;;兩線制4～20mA液壓變送器的設(shè)計(jì)[J];機(jī)電工程;2011年10期

7 王永祿;冉建橋;裴金亮;張正平;;一種新型輸入失調(diào)消除高速比較器[J];微電子學(xué);2007年04期

8 唐寧;孫伊帆;趙榮建;;用于Bang-Bang模式開關(guān)電源的高速比較器的設(shè)計(jì)[J];微電子學(xué);2012年04期

9 汪東,狄永清,陸竹青,張從容,鄭明;開關(guān)電容濾波器的設(shè)計(jì)[J];微電子技術(shù);2000年04期

10 王娜,夏國(guó)榮;現(xiàn)場(chǎng)控制系統(tǒng)FCS和集散控制系統(tǒng)DCS的差異[J];微計(jì)算機(jī)信息;2005年01期

本文編號(hào)：2078137