本文選題：單粒子效應 + 軟錯誤��； 參考：《合肥工業(yè)大學》2015年碩士論文

【摘要】：隨著集成電路工藝水平的不斷提高,CMOS晶體管工藝尺寸的不斷縮小,以及工作電壓不斷降低,使得電路節(jié)點電容隨之減少,導致CMOS電路越發(fā)容易受到輻射效應引起的軟錯誤的影響。單粒子效應分為兩類,一類是發(fā)生在時序單元中的單粒子翻轉(SEU),另一類是發(fā)生在組合邏輯電路中的單粒子瞬態(tài)(SET)。當粒子轟擊組合邏輯的敏感節(jié)點,會出現(xiàn)瞬態(tài)故障脈沖,該脈沖被稱為單粒子瞬態(tài)(SET)脈沖。當粒子轟擊到存儲單元的內部節(jié)點,會產生沉積電荷,當達到臨界電荷時,會導致存儲值發(fā)生翻轉,該情況被稱為單粒子翻轉(SEU)。SET脈沖可能會沿著數(shù)據(jù)路徑傳播并被下游的時序單元所捕捉,發(fā)生軟錯誤。但是由于組合邏輯單元的邏輯屏蔽效應、電氣屏蔽效應和時序存儲單元的時窗屏蔽效應的影響,SET故障脈沖可能會被屏蔽。另一方面,近期的實驗數(shù)據(jù)表明,容SEU技術已經成為納米工藝下抗輻射加固鎖存器設計的一個重要問題。對于高密度的存儲器件,通常采用低成本的糾錯碼技術進行防護。因此,在一般的應用中,存儲單元已不是防護的重點。加固技術研究主要集中在鎖存器和觸發(fā)器的領域�；谏鲜銮闆r,本論文主要研究工作如下：(1)學習研究了由空間輻射引起的單粒子效應,探討其產生環(huán)境,作用機理,以及對集成電路的影響效果等方面。并對現(xiàn)有的解決單粒子效應的方法進行了分析和歸類,比較了它們各自的優(yōu)缺點。(2)在納米工藝水平下,提出一種適用于低功耗電路的高速抗輻射加固鎖存器(SRHL)結構,針對鎖存器更容易受到高能粒子轟擊產生軟錯誤的情形,本文采用由12個晶體管構成的反饋冗余矩陣及一個保護門C單元結構,其中反饋冗余矩陣的每個晶體管或節(jié)點的狀態(tài)均由其相鄰晶體管或節(jié)點決定。SRHL鎖存器的內部節(jié)點和輸出節(jié)點在受到高能粒子轟擊產生瞬態(tài)故障后均具有快速自恢復能力,不會影響鎖存器正常工作。相比其他的鎖存器加固方案,我們提出的鎖存器在延遲,功耗等方面有著性能優(yōu)勢并且在應用范圍上更加廣泛。針對45nm工藝,使用SPICE仿真工具進行仿真的實驗結果表明,SRHL鎖存器比以往的軟錯誤加固鎖存器有著面積,延遲,功耗上的優(yōu)勢。
[Abstract]:With the continuous improvement of integrated circuit technology level, the process size of CMOS transistor is shrinking and the working voltage is decreasing, which makes the capacitance of circuit node decrease. CMOS circuits are more vulnerable to soft errors caused by radiation effects. Single particle effect can be divided into two categories, one is single particle transition (SEU) which occurs in sequential unit, and the other is single particle transient (set) in combinational logic circuits. When particles bombard sensitive nodes of combinational logic, transient fault pulses occur, which are called single particle transient (set) pulses. When the particle bombardes the internal node of the memory cell, it generates a deposited charge, and when the critical charge is reached, it causes the storage value to flip. This situation is called single particle flip (SEU). Set pulse may propagate along the data path and be captured by the downstream time series unit, resulting in soft errors. But due to the logic shielding effect of combinational logic unit, the effect of electrical shielding effect and time window shielding effect of sequential memory cell, the set fault pulse may be shielded. On the other hand, recent experimental data show that the capacitive SEU technology has become an important issue in the design of anti-radiation reinforcement latch in nanotechnology. For high density memory devices, low-cost error-correcting codes are usually used to protect them. Therefore, in general applications, memory cells are no longer the focus of protection. The research of reinforcement technology is mainly concentrated in the field of latch and flip-flop. Based on the above, the main work of this thesis is as follows: (1) the single particle effect caused by space radiation is studied, and the environment, the mechanism and the effect on the integrated circuit are discussed. The existing methods to solve the single particle effect are analyzed and classified, and their respective advantages and disadvantages are compared. (2) at the level of nanotechnology, a high speed radiation resistant strengthened latch (SRHL) structure for low power circuits is proposed. In this paper, a feedback redundancy matrix composed of 12 transistors and a guard gate C cell structure are used to solve the problem that latch is more vulnerable to soft errors caused by high energy particle bombardment. The state of each transistor or node of the feedback redundancy matrix is determined by its adjacent transistors or nodes. The internal nodes and output nodes of the SRHL latch have the ability of fast self-recovery after being bombarded by high-energy particles to produce transient faults. Does not affect the latch to work properly. Compared with other latch reinforcement schemes, the proposed latch has many advantages in delay and power consumption, and has a wider range of applications. For the 45nm process, the simulation results using spice simulation tool show that the latch has the advantages of area, delay and power consumption compared with the previous soft error strengthened latch.
【學位授予單位】：合肥工業(yè)大學
【學位級別】：碩士
【學位授予年份】：2015
【分類號】：TN402

【相似文獻】

相關期刊論文 前10條

1 ;聯(lián)電宣稱其90納米工藝超過臺積電[J];集成電路應用;2004年07期

2 ;193納米光刻將延至22納米工藝![J];集成電路應用;2004年12期

3 ;納米工藝競賽起跑[J];電子測試;2005年02期

4 ;瞄準40納米工藝,微捷碼獲得臺積電參考流程認證[J];中國集成電路;2008年07期

5 ;中芯:已進口65納米設備明年量產[J];集成電路應用;2005年10期

6 ;90納米工藝造奔4[J];每周電腦報;2004年03期

7 ;AMD開賣65納米芯片[J];每周電腦報;2006年46期

8 ;三星開始采用70納米工藝生產4Gb閃存[J];集成電路應用;2005年07期

9 鄭冬冬;;英特爾美國12英寸廠投產采用最先進45納米工藝[J];半導體信息;2013年01期

10 ;五巨頭聯(lián)手開發(fā)亞45納米工藝[J];微電子學與計算機;2003年11期

相關重要報紙文章 前10條

1 ;65納米工藝明年初量產[N];人民郵電;2005年

2 趙凱期/DigiTimes;聯(lián)電轉移重心 加速試產65納米工藝[N];電子資訊時報;2006年

3 趙凱期/DigiTimes;臺積電今年納米工藝業(yè)績猛增[N];電子資訊時報;2006年

4 宋丁儀 DigiTimes;臺積電45納米工藝進度力拼全球前三[N];電子資訊時報;2006年

5 宋丁儀 DigiTimes;聯(lián)電80納米工藝緊追臺積電[N];電子資訊時報;2006年

6 宋丁儀 DigiTimes;胡國強駁斥65納米工藝轉換不順說法[N];電子資訊時報;2006年

7 梁燕蕙 DigiTimes;瑞薩將以65納米工藝量產手機用系統(tǒng)芯片[N];電子資訊時報;2007年

8 宋丁儀 DigiTimes;臺積電55納米工藝提前量產[N];電子資訊時報;2007年

9 宋丁儀 DigiTimes;聯(lián)電90納米工藝合格率勁揚[N];電子資訊時報;2007年

10 趙艷秋 編譯;90納米工藝并非制勝法寶[N];中國電子報;2002年

相關碩士學位論文 前2條

1 吳悠然;納米工藝下基于加固設計的抗輻射電路研究[D];合肥工業(yè)大學;2015年

2 盧文娟;65納米工藝下低功耗CAM的研究與設計[D];安徽大學;2014年

，

本文編號：2054140