本文選題：SOC + 數(shù)字　； 參考：《湘潭大學(xué)》2017年碩士論文

【摘要】：隨著科學(xué)技術(shù)的發(fā)展,人們對(duì)居住環(huán)境有著越來越高的要求。這就導(dǎo)致了智能家居概念的產(chǎn)生。在智能家居中,為了解決布線不便的困難,慢慢地衍生出用中短程距離無線通信來代替原始的有線通信的解決辦法。引入無線通信技術(shù),可以解決有線網(wǎng)絡(luò)帶來的布線困難、不易于維護(hù)的缺點(diǎn),在智能家居、工業(yè)控制等領(lǐng)域成為研究熱點(diǎn)。目前的無線通信技術(shù)主要有ZigBee、WIFI、射頻無線技術(shù)、藍(lán)牙等,而射頻無線技術(shù)就是通過射頻收發(fā)一體芯片實(shí)現(xiàn)的。對(duì)于它的應(yīng)用用戶不需要了解通信原理和工作機(jī)制,只需要對(duì)芯片內(nèi)的寄存器加以配置就可以實(shí)現(xiàn)數(shù)據(jù)的收發(fā),使用非常簡單。與此同時(shí),這類芯片具有開發(fā)成本低、傳輸距離較遠(yuǎn)、越障能力強(qiáng)的優(yōu)點(diǎn),因而射頻無線通信成為研究的熱點(diǎn)。當(dāng)前射頻電路與SOC集成電路的結(jié)合,為射頻無線通信賦予了更多的應(yīng)用場景,也更加推動(dòng)了社會(huì)智能化的發(fā)展。但是這也造成了射頻通信工作模式的多樣性與復(fù)雜度。因此,射頻電路功能配置與切換的完成變得尤為重要�；诂F(xiàn)階段射頻通信的研究熱度和集成電路的飛速發(fā)展,本文對(duì)SOC芯片RF915中的控制電路采用數(shù)字集成電路的方法進(jìn)行設(shè)計(jì)與實(shí)現(xiàn)。在RF915中主要由射頻前端和數(shù)字控制電路組成。數(shù)字控制電路采用SPI接口進(jìn)行數(shù)據(jù)傳輸,這些數(shù)據(jù)通過譯碼一部分用來對(duì)射頻前端中的寄存器進(jìn)行配置,從而使得射頻前端的工作模式和頻率范圍可通過編程進(jìn)行配置和改變,增加了射頻前端的靈活性。另一部分作為DAC中的數(shù)據(jù),但由于DAC采樣的速率和SPI的速度不一致,因而在中間采用了一個(gè)SRAM的存儲(chǔ)器存儲(chǔ)SPI發(fā)送來的數(shù)據(jù),并采用FIFO環(huán)的結(jié)構(gòu)向SRAM中存取數(shù)據(jù),使得數(shù)據(jù)能準(zhǔn)確有效地被采樣。同時(shí),這個(gè)SRAM存儲(chǔ)器是使用memory compiler公司的IP核,這樣就縮短了開發(fā)周期,減小了設(shè)計(jì)成本。在本文中,首先介紹SOC芯片RF915芯片的整體架構(gòu),然后在電路總線結(jié)構(gòu),電路通信接口,IP核復(fù)用技術(shù)等相關(guān)理論依據(jù)的支撐下,選擇出合適的數(shù)字控制電路的設(shè)計(jì)方案;然后通過Verilog HDL語言對(duì)該數(shù)字控制電路進(jìn)行邏輯設(shè)計(jì),再通過NC-Verilog仿真工具對(duì)設(shè)計(jì)進(jìn)行功能仿真,并給出仿真波形說明。然后,在SOC ENCOUNTER工具下基于GSMC 180nm的標(biāo)準(zhǔn)單元設(shè)計(jì)模式下對(duì)該設(shè)計(jì)進(jìn)行物理實(shí)現(xiàn);最后,對(duì)上述工作進(jìn)行總結(jié)和展望。
[Abstract]:With the development of science and technology, people have higher and higher requirements for living environment. This led to the emergence of the concept of smart home. In smart home, in order to solve the problem of inconvenient wiring, the solution of replacing the original wired communication with short-range wireless communication is derived. The introduction of wireless communication technology can solve the difficulties of wiring caused by wired network, which is difficult to maintain. It has become a research hotspot in the fields of smart home, industrial control and so on. At present, the wireless communication technology mainly includes ZigBeeWIFI, RF wireless technology, Bluetooth and so on, and RF wireless technology is realized by RF transceiver integrated chip. For its application users do not need to understand the communication principle and working mechanism, only need to configure the register in the chip to realize the data sending and receiving, the use is very simple. At the same time, this kind of chip has the advantages of low development cost, long transmission distance and strong ability of surmounting obstacles, so RF wireless communication has become a hot research topic. At present, the combination of RF circuits and SOC integrated circuits gives more application scenarios for RF wireless communication, and promotes the development of social intelligence. However, this also leads to the diversity and complexity of RF communication modes. Therefore, the completion of RF circuit function configuration and switching becomes particularly important. Based on the research of RF communication and the rapid development of integrated circuit, this paper designs and implements the control circuit of SOC chip RF915 by digital integrated circuit. In RF915, it is mainly composed of RF front end and digital control circuit. The digital control circuit uses SPI interface for data transmission, which is used to configure the registers in the RF front-end by decoding part of the data, so that the working mode and frequency range of the RF front-end can be configured and changed by programming. The flexibility of RF front end is increased. The other part is the data in DAC, but because the sampling rate of DAC is not consistent with the speed of SPI, a memory of SRAM is used in the middle to store the data sent by SPI, and the structure of FIFO loop is used to access the data in SRAM. The data can be sampled accurately and effectively. At the same time, the SRAM memory uses memory compiler's IP core, which shortens the development cycle and reduces the design cost. In this paper, the whole architecture of SOC chip RF915 chip is introduced firstly, then the design scheme of digital control circuit is selected under the support of circuit bus structure, circuit communication interface IP core multiplexing technology and so on. Then the logic design of the digital control circuit is carried out by Verilog HDL language, and the function of the design is simulated by the NC-Verilog simulation tool, and the simulation waveform is given. Then, the physical implementation of the design is carried out in the standard cell design mode based on GSMC 180nm under the SOC ENCOUNTER tool. Finally, the above work is summarized and prospected.
【學(xué)位授予單位】：湘潭大學(xué)
【學(xué)位級(jí)別】：碩士
【學(xué)位授予年份】：2017
【分類號(hào)】：TN47

【參考文獻(xiàn)】

相關(guān)期刊論文 前2條

1 陶玉柱;胡建旺;崔佩璋;;軟件無線電技術(shù)綜述[J];通信技術(shù);2011年01期

2 王仁平;何明華;;MAC控制器IP硬核的設(shè)計(jì)與驗(yàn)證[J];電子工藝技術(shù);2010年04期

相關(guān)碩士學(xué)位論文 前10條

1 葛陽;基于433MHz射頻通信的智能家居系統(tǒng)研究與設(shè)計(jì)[D];電子科技大學(xué);2016年

2 李昱良;基于Si4438的短程低功耗無線通信系統(tǒng)的設(shè)計(jì)與應(yīng)用[D];西安電子科技大學(xué);2016年

3 尹德偉;基于Encounter的RISC_CPU后端設(shè)計(jì)研究[D];西安電子科技大學(xué);2015年

4 張婷婷;ASIC后端設(shè)計(jì)中的時(shí)鐘樹綜合優(yōu)化研究[D];湘潭大學(xué);2015年

5 盧文濤;一款DSP事件管理器IP核的研究與實(shí)現(xiàn)[D];湘潭大學(xué);2015年

6 李利利;基于Verilog HDL的SPI協(xié)議可復(fù)用IP軟核的設(shè)計(jì)與驗(yàn)證[D];蘭州大學(xué);2015年

7 王澧;“中微一號(hào)”SoC片上總線系統(tǒng)設(shè)計(jì)[D];東南大學(xué);2015年

8 張玲;JC2865芯片的后端設(shè)計(jì)與實(shí)現(xiàn)[D];東南大學(xué);2015年

9 朱仁根;納米級(jí)工藝VLSI芯片低功耗物理設(shè)計(jì)研究[D];杭州電子科技大學(xué);2015年

10 曹亞晨;基于UVM的SPI設(shè)計(jì)與驗(yàn)證[D];西安電子科技大學(xué);2015年

，

本文編號(hào)：1964100