本文選題：FPGA　切入點(diǎn)：Serial　出處：《西安電子科技大學(xué)》2015年碩士論文

【摘要】：伴隨數(shù)字信號處理技術(shù)的快速發(fā)展,數(shù)據(jù)吞吐量與日俱增,給數(shù)據(jù)傳輸帶來了新的挑戰(zhàn)。高速串行傳輸系統(tǒng)的出現(xiàn)在一些領(lǐng)域取代了并行數(shù)據(jù)傳輸,提高了傳輸速率,降低了系統(tǒng)成本和設(shè)計(jì)難度。采用FPGA為核心的通用高速串行接口模式已經(jīng)逐漸成為實(shí)現(xiàn)高速數(shù)字信號處理平臺的重要實(shí)現(xiàn)手段。本文的主要研究內(nèi)容如下:首先,較為詳細(xì)的介紹了Xilinx公司FPGA芯片內(nèi)置的高速串行接口——吉比特收發(fā)器(GTP)。從其應(yīng)用領(lǐng)域,到內(nèi)部結(jié)構(gòu),再到工作原理,闡述了Xilinx FPGA內(nèi)置的吉比特收發(fā)器適用于高速串行傳輸應(yīng)用。對Xilinx公司的GTP設(shè)計(jì)和使用的原理、配置方法進(jìn)行了簡單介紹,并利用仿真平臺對GTP的設(shè)計(jì)思路和結(jié)果進(jìn)行了詳實(shí)地驗(yàn)證。其次,依托Rapid IO協(xié)議的基本內(nèi)容,提供了基于Xilinx FPGA的SRIO接口設(shè)計(jì)的原理,并給出了基于SRIO為接口的高速信號處理系統(tǒng)的設(shè)計(jì)思路,通過構(gòu)建SRIO通用硬件測試平臺,對SRIO的多種工作模式進(jìn)行了仿真、測試。驗(yàn)證了基于FPGA的SRIO接口的系統(tǒng)設(shè)計(jì),并對基于SRIO高速接口的性能進(jìn)行了詳實(shí)的分析和測試。之后,基于PCI Express協(xié)議給出了基于PCI-E接口的內(nèi)存設(shè)備的設(shè)計(jì)思路,通過搭建PCI Express硬件測試平臺,對其的數(shù)據(jù)讀寫操作進(jìn)行了相關(guān)測試。驗(yàn)證了基于FPGA的PCI Express接口的系統(tǒng)設(shè)計(jì),并對基于PCI Express高速接口的性能進(jìn)行了分析與測試。最后,以SATA協(xié)議多層結(jié)構(gòu)為基礎(chǔ),闡述了基于Xilinx公司的FPGA的SATA控制器設(shè)計(jì)的原理,并給出了基于SATA的硬盤主控制器的設(shè)計(jì)思路,通過搭建SATA硬件測試平臺,對其的數(shù)據(jù)讀寫操作進(jìn)行了相關(guān)測試。驗(yàn)證了基于FPGA的SATA接口的系統(tǒng)設(shè)計(jì),并對基于SATA高速接口的性能進(jìn)行了分析與測試。本文通過FPGA平臺實(shí)現(xiàn)了多種高速串行傳輸系統(tǒng),詳述了系統(tǒng)設(shè)計(jì)思路,并提供了相關(guān)測試與驗(yàn)證。設(shè)計(jì)中,采用基于FPGA的高速串行傳輸系統(tǒng),可以簡化設(shè)計(jì),降低成本,改善系統(tǒng)性能。
[Abstract]:With the rapid development of digital signal processing technology, data throughput is increasing, which brings new challenges to data transmission.The emergence of high-speed serial transmission system has replaced the parallel data transmission in some fields, which improves the transmission rate and reduces the system cost and design difficulty.The universal high speed serial interface mode with FPGA as the core has gradually become an important means to realize the high speed digital signal processing platform.The main contents of this paper are as follows: firstly, the high speed serial interface (Gigabit transceiver), which is built into Xilinx FPGA chip, is introduced in detail.From its application field, internal structure, and working principle, this paper expounds that Xilinx FPGA built-in Gigabit transceiver is suitable for high-speed serial transmission applications.The principle and configuration method of GTP design and application of Xilinx Company are briefly introduced, and the design ideas and results of GTP are verified in detail by using the simulation platform.Secondly, based on the basic content of Rapid IO protocol, the design principle of SRIO interface based on Xilinx FPGA is provided, and the design idea of high speed signal processing system based on SRIO interface is given.The simulation and test of various working modes of SRIO are carried out.The system design of SRIO interface based on FPGA is verified, and the performance of high speed interface based on SRIO is analyzed and tested in detail.Then, the design idea of memory device based on PCI-E interface is given based on PCI Express protocol, and the data read and write operation of PCI Express is tested by building PCI Express hardware test platform.The system design of PCI Express interface based on FPGA is verified, and the performance of high speed interface based on PCI Express is analyzed and tested.Finally, based on the multi-layer structure of SATA protocol, the design principle of SATA controller based on FPGA of Xilinx company is expounded, and the design idea of main controller of hard disk based on SATA is given. The hardware testing platform of SATA is built.The data read and write operations are tested.The system design of SATA interface based on FPGA is verified, and the performance of high speed interface based on SATA is analyzed and tested.In this paper, a variety of high speed serial transmission systems are implemented on FPGA platform. The design ideas of the system are described in detail, and the relevant testing and verification are provided.In the design, the high speed serial transmission system based on FPGA can simplify the design, reduce the cost and improve the system performance.
【學(xué)位授予單位】：西安電子科技大學(xué)
【學(xué)位級別】：碩士
【學(xué)位授予年份】：2015
【分類號】：TN791;TN911.72;TN914

【參考文獻(xiàn)】

相關(guān)期刊論文 前8條

1 譚左紅;田增山;;基于FPGA+DSP的高速基帶信號處理平臺的設(shè)計(jì)[J];科學(xué)技術(shù)與工程;2014年03期

2 陳序;楊龍;孟勇;卿粼波;何小海;;基于SATA接口的并行擾碼實(shí)現(xiàn)[J];電視技術(shù);2013年19期

3 封彥彪;劉興春;;基于Xilinx FPGA的時(shí)鐘管理設(shè)計(jì)與實(shí)現(xiàn)[J];電子測量技術(shù);2010年10期

4 楊海鋼;孫嘉斌;王慰;;FPGA器件設(shè)計(jì)技術(shù)發(fā)展綜述[J];電子與信息學(xué)報(bào);2010年03期

5 魏鵬;羅武勝;杜列波;;PCI Express總線及其應(yīng)用設(shè)計(jì)研究[J];電測與儀表;2007年02期

6 高凡;熊川;葛仁華;;IEEE802.3 CRC-32的VHDL語言程序?qū)崿F(xiàn)[J];桂林航天工業(yè)高等�？茖W(xué)校學(xué)報(bào);2006年04期

7 許軍;李玉山;賀占莊;許西榮;;PCI-Express總線技術(shù)研究[J];計(jì)算機(jī)工程與科學(xué);2006年05期

8 林玲;蔣俊;倪明;柴小麗;;RapidIO在多處理器系統(tǒng)互連中的應(yīng)用[J];計(jì)算機(jī)工程;2006年04期

相關(guān)碩士學(xué)位論文 前10條

1 李胤;高速串行總線應(yīng)用研究[D];北京理工大學(xué);2014年

2 牛曉軍;基于PCI Express總線高速數(shù)據(jù)采集系統(tǒng)的設(shè)計(jì)[D];重慶大學(xué);2013年

3 郝志強(qiáng);高速通信接口的設(shè)計(jì)與實(shí)現(xiàn)[D];西安電子科技大學(xué);2013年

4 關(guān)凱鋒;PCIe事務(wù)層及數(shù)據(jù)鏈路層的實(shí)現(xiàn)與驗(yàn)證[D];西安電子科技大學(xué);2013年

5 張亮;PCIe總線物理層的設(shè)計(jì)與驗(yàn)證[D];西安電子科技大學(xué);2013年

6 李經(jīng)章;基于FPGA的PCI Express傳輸設(shè)計(jì)[D];重慶大學(xué);2012年

7 李娜;PCI Express IP核的軟硬件協(xié)同設(shè)計(jì)與驗(yàn)證方法研究[D];西安石油大學(xué);2011年

8 湯奧;基于PCI-E接口數(shù)據(jù)采集系統(tǒng)FPGA設(shè)計(jì)與實(shí)現(xiàn)[D];華中科技大學(xué);2011年

9 王豐;PCI-E接口技術(shù)研究及其應(yīng)用[D];哈爾濱工業(yè)大學(xué);2009年

10 高志;基于FPGA的SATAⅡ協(xié)議研究與實(shí)現(xiàn)[D];湖南大學(xué);2009年

，

本文編號：1697838