高速電路中的信號完整性和電源完整性研究
發(fā)布時間:2018-01-13 23:12
本文關鍵詞:高速電路中的信號完整性和電源完整性研究 出處:《西安電子科技大學》2015年碩士論文 論文類型:學位論文
更多相關文章: 高速電路 信號完整性 電源完整性 LPDDR2
【摘要】:根據摩爾定律,電子產品朝著小、快、便宜的方向發(fā)展。IC制造工藝不斷進步,片上尺寸不斷減小,芯片逐漸向高速電路靠攏,曾今的低速電路已經不能滿足人們日常生活需要。在高速電路時代,信號完整性與電源完整性問題逐漸引起人們的重視。本文針對高速電路中信號完整性(Signal Integrity SI)與電源完整性(Power Integrity PI)問題,從基本原理、仿真模型以及實例仿真等角度進行研究,主要有以下幾點:1.首先對傳輸線模型進行研究,高速電路設計中曾經作為連接器件的導線已經不再適用,傳輸線才是當今電路設計中應用最為廣泛的工具。通過對傳輸線等效模型的研究,可以推導出電流電壓的關系以及信號反射的機理。然后對信號完整性(包括信號的反射、振鈴、端接方式和串擾模型等)與電源完整性問題(包括供電網絡、PDN系統(tǒng)噪聲、去耦電容原理和目標阻抗等)進行理論研究。通過對傳輸線理論以及SI/PI理論的研究,可以為高速電路仿真奠定數學模型基礎。2.重點研究了幾種常用的SI/PI仿真模型,主要包括S參數模型、眼圖原理與測量以及IBIS模型。這三者都是目前高速電路仿真中常用的仿真模型,其中IBIS模型最為重要,它是當今高速電路SI仿真中最主要的工具之一。通過仿真模型的數學推導與討論,可以為實際仿真提供理論依據。此外,在高速電路中過孔的寄生效應會對電路性能產生很大的影響,本文建立了過孔等效模型,通過對過孔等效電路寄生電容與寄生電感的研究與計算,提出布局布線中的注意事項,從而避免對電路性能造成干擾。3.以手機中常用LPDDR2芯片電路板為實例,進行PI與SI仿真驗證。對于PI仿真,提取電路板參數后測量電源分配網絡阻抗,測得阻抗值與目標比對后可以判斷電源網絡的優(yōu)劣。通過仿真結果得出結論,電路中加入去耦電容,可以有效降低PDN阻抗。對于SI仿真,同樣經過參數提取,在仿真軟件中搭建Testbench,通過仿真數據繪制的眼圖判斷數據傳輸是否合理。根據仿真結果得出結論,信號線重疊會使數據傳輸受到干擾,調整后再次搭建Testbench進行時域仿真,數據線眼圖得以改善。通過以上幾方面的研究與驗證,強調了SI與PI在高速電路設計中的重要性,也為以后的研究提供了理論與技術支持。
[Abstract]:According to Moore's law, electronic products towards small, fast, cheap in the direction of the development of.IC manufacturing technology continues to progress, on chip sizedecreases chip gradually move closer to the high-speed circuit, once the low speed circuit has been unable to meet the needs of everyday life. In the era of high speed circuit, the problem of signal integrity and power integrity has gradually attracted people attention. According to the high-speed circuit signal integrity (Signal Integrity SI) and power integrity (Power Integrity PI), from the basic principle, simulation model and Simulation of research, the following main points: 1. firstly, the transmission line model of high speed circuit design used as wires the device is no longer applicable, the transmission line is the circuit design of the most widely used tool. Through the research on the equivalent transmission line model, we can deduce the current voltage The mechanism and the relationship between the reflected signals. Then the signal integrity (including signal reflection, ringing, crosstalk and terminationmethods model) and power integrity (including power supply network, PDN system noise, decoupling capacitor principle and target impedance) are studied theoretically. Based on the transmission line theory and SI/PI theory the can for the high-speed circuit simulation model based.2. lay emphasis on the SI/PI simulation model of several commonly used, including S model, IBIS model and the measurement principle and the eye. These three are commonly used in simulation model of high-speed circuit simulation, the IBIS model is the most important, it is one of the most important the tools in the SI high-speed circuit simulation. Through mathematical derivation and discussion of the simulation model, can provide a theoretical basis for the actual simulation. In addition, a parasitic effect hole on the circuit in high speed circuit Have a great effect on the performance, this paper establishes a hole equivalent model, through the research and calculation of hole equivalent circuit parasitic capacitance and parasitic inductance, put forward the matters needing attention in the layout, so as to avoid the circuit performance caused by common LPDDR2 interference.3. to mobile phone chip in the circuit board as an example, the PI and SI simulation for PI simulation, power distribution network impedance measurement extraction circuit parameters, the measured impedance value and target alignment can determine the pros and cons of power network. Through the simulation results conclude that adding decoupling capacitors in the circuit, can effectively reduce the PDN impedance. For SI simulation, through parameter extraction, built in the simulation software Testbench through the simulation, rendering the eye judgment data transmission is reasonable. According to the simulation results conclude that signal line overlap makes data transmission interference, adjust again after build Testbench time domain simulation, the data line can be improved. The eye through the research and verification of the above several aspects, stressed the importance of SI and PI in the design of high-speed circuits, but also for future research to provide theoretical and technical support.
【學位授予單位】:西安電子科技大學
【學位級別】:碩士
【學位授予年份】:2015
【分類號】:TN405
【參考文獻】
相關期刊論文 前1條
1 吳業(yè)舟;李曉春;;DDR2信號完整性分析與應用[J];河南科技;2013年08期
,本文編號:1420965
本文鏈接:http://sikaile.net/kejilunwen/dianzigongchenglunwen/1420965.html