基于多核處理器的路由器驅(qū)動(dòng)系統(tǒng)的設(shè)計(jì)與實(shí)現(xiàn)
[Abstract]:With the development of information technology, people need more and more information. Everything from content portals to social networking sites, from video entertainment to online games, is challenging increasingly overloaded network devices. In order to meet the needs of people to obtain information, improve the user experience and adapt to the development of new technology, it is urgent to produce faster and more stable network equipment. This paper focuses on the implementation of multi-core routers, through the development and application of multi-core processors to improve the forwarding performance of routers. This paper mainly studies the architecture and usage of multi-core processors, and analyzes the driver design of multi-core routers. Firstly, the research background and related research situation at home and abroad are clarified, and then the related theories and technologies used in multi-core routers are summarized, such as XLP processor, Comware V7 system and so on. Then the hardware system of the router is analyzed and described, the software driving system of the router is described in detail and the requirements are analyzed. In the design phase, the driver system is divided into BSP module, inter-board communication module, Ethernet interface module and VCPU module, and each module is analyzed and designed. Finally, the implementation of each module, and through a number of test cases to verify the effectiveness of the work. Through the research in this paper, we can summarize some common methods and improvement measures of multi-core applications. These methods ensure the stability and controllability of the system while improving the performance efficiently. Although routers are used as research carriers, these researches have practical significance for multi-core systems. Both large servers and small embedded appliances will face the bottleneck of performance, and multi-core technology is an important means to solve the performance problem, so the application value of multi-nuclear technology is very extensive.
【學(xué)位授予單位】:西安電子科技大學(xué)
【學(xué)位級(jí)別】:碩士
【學(xué)位授予年份】:2014
【分類號(hào)】:TP393.05
【參考文獻(xiàn)】
相關(guān)期刊論文 前10條
1 張哲;高小鵬;龍翔;;適用于虛通道路由器的高性能round-robin仲裁器[J];北京航空航天大學(xué)學(xué)報(bào);2007年06期
2 何敏;劉心松;趙東風(fēng);陳建英;;分布式并行無(wú)線令牌環(huán)接入控制協(xié)議[J];電子科技大學(xué)學(xué)報(bào);2005年06期
3 楊海鋼;孫嘉斌;王慰;;FPGA器件設(shè)計(jì)技術(shù)發(fā)展綜述[J];電子與信息學(xué)報(bào);2010年03期
4 王亞平,蔡勖,羅小巧;千兆以太網(wǎng)交換芯片BCM5690及其在交換整機(jī)中的應(yīng)用[J];國(guó)外電子元器件;2005年03期
5 李玉峰;郭通;陳世文;呂平;;Interlaken協(xié)議及實(shí)現(xiàn)技術(shù)研究[J];電子設(shè)計(jì)工程;2011年02期
6 劉淳;張鳳元;張其善;;基于智能卡的RSA與ECC算法的比較與實(shí)現(xiàn)[J];計(jì)算機(jī)工程與應(yīng)用;2007年04期
7 馬士超;王貞松;;IPSec協(xié)議實(shí)現(xiàn)及其現(xiàn)狀分析[J];計(jì)算機(jī)工程;2006年22期
8 王樂(lè);張曉彤;李磊;樊勇;;Linux下的DDR DIMM總線接口設(shè)備檢測(cè)方法[J];計(jì)算機(jī)工程;2007年18期
9 何亞軍;鄧飛其;;嵌入式Linux中I2C總線驅(qū)動(dòng)程序設(shè)計(jì)[J];計(jì)算機(jī)工程與設(shè)計(jì);2008年10期
10 胡光岷,李樂(lè)民;流分類算法研究綜述[J];通信技術(shù);2002年01期
本文編號(hào):2293611
本文鏈接:http://sikaile.net/guanlilunwen/ydhl/2293611.html