基于FPGA及以太網(wǎng)技術(shù)的100G接口板設(shè)計(jì)
[Abstract]:In recent years, with the rapid development of IT industry, high definition video, virtualization, e-commerce, wireless 3G and 4G network and other emerging services, people's demand for network bandwidth is growing rapidly. The emergence and deployment of cloud computing accelerates the growth of network bandwidth demand, which will inevitably lead to the multiple growth of network bandwidth of network convergence node. As the key interconnection equipment used in data center and backbone network layer, the 10G port of high-end router can no longer meet the bandwidth requirement of service, so it is necessary and urgent to research and develop the Ethernet device which supports 100G port. In the past, most Ethernet devices were designed with special network processing chip as the main body, but the design of special Ethernet chip was not flexible, portability was not strong, and the price was high, which led to the high cost of Ethernet equipment. According to the characteristics of flexible design and strong portability of programmable logic devices, this paper uses the latest StratixV programmable logic devices of Altera Company to design a system with two pieces of FPGA as the main part. The two pieces of FPGA are used for packet processing and flow management, respectively. Can achieve a perfect 100 G routing forwarding function. In the part of hardware design, the main function module of the system is: 1. MPU module, FPGA module, CFP module, power supply module and clock module. On the basis of referring to the IEEE802.3ba standard and the related conference papers, the theoretical research has carried on the thorough research to the 100G Ethernet physical layer architecture and its realization, elaborated the 64B/66B codec in detail, The principle of parallel auto-synchronous scrambling decoding and MLD channel distribution in PCS layer is designed with verilogHDL language. The simulation of each part on modelsim is carried out to verify the correctness of the logic design. Finally, it is tested and designed at the system level. The 100G interface board is tested with the 100G CFP optical module and the 100G interface board is tested by the testcenter professional streaming tester of spirent Company, which verifies the correctness of the system design.
【學(xué)位授予單位】:南京理工大學(xué)
【學(xué)位級(jí)別】:碩士
【學(xué)位授予年份】:2014
【分類號(hào)】:TP393.11
【參考文獻(xiàn)】
相關(guān)期刊論文 前10條
1 杜凡平;矩陣在數(shù)字邏輯設(shè)計(jì)中的應(yīng)用[J];半導(dǎo)體技術(shù);2002年09期
2 伍文君;唐貴林;郭曉俊;黃芝平;;基于m序列采樣性質(zhì)的并行擾碼方法[J];兵工學(xué)報(bào);2009年11期
3 劉孜學(xué);楊斌;沈瑤;蘇偉;黃曦;;100G以太網(wǎng)PCS層多通道分發(fā)機(jī)制的研究與分析(本期優(yōu)秀論文)[J];光通信技術(shù);2009年10期
4 張小丹;程丹;徐晶;黃紅斌;劉偉平;陳舜兒;;40G/100G以太網(wǎng)關(guān)鍵技術(shù)的研究與應(yīng)用[J];光通信技術(shù);2011年04期
5 林韜;胡毅;張武平;陳晉敏;;100 Gbit/s CFP光收發(fā)模塊的研究[J];光通信研究;2012年05期
6 李玉峰;郭通;陳世文;呂平;;Interlaken協(xié)議及實(shí)現(xiàn)技術(shù)研究[J];電子設(shè)計(jì)工程;2011年02期
7 敖志剛;趙水寧;付成群;解文彬;王冠;;100吉比特以太網(wǎng)的系統(tǒng)架構(gòu)與技術(shù)實(shí)現(xiàn)[J];解放軍理工大學(xué)學(xué)報(bào)(自然科學(xué)版);2011年05期
8 賀紅;袁勝忠;馬紹漢;;基于Internet的路由策略研究綜述[J];計(jì)算機(jī)科學(xué);2003年08期
9 謝蘭,李菊香;網(wǎng)絡(luò)IP路由技術(shù)[J];鐵道運(yùn)營(yíng)技術(shù);2001年03期
10 張立鵬;朱清新;青華平;;100G以太網(wǎng)自同步并行擾碼算法實(shí)現(xiàn)[J];通信技術(shù);2010年05期
,本文編號(hào):2261610
本文鏈接:http://sikaile.net/guanlilunwen/ydhl/2261610.html